

DS029 (v2.0) March 7, 2014

XQ4000X Series Features

- Certified to MIL-PRF-38535 Appendix A QML (Qualified Manufacturer Listing)
- Ceramic and plastic packages
- Also available under the following standard microcircuit drawings (SMD)
 - XQ4013XL 5962-98513
 - XQ4036XL 5962-98510
 - XQ4062XL 5962-98511
 - XQ4085XL 5962-99575
- For more information contact the Defense Supply Center Columbus (DSCC) http://www.dscc.dla.mis/v/va/smd/smdsrch.html
 - · · · · · ·
- Available in -3 speed
- System featured Field-Programmable Gate Arrays
 - SelectRAM™ memory: on-chip ultra-fast RAM with
 - synchronous write option
 - dual-port RAM option
 - Abundant flip-flops
 - Flexible function generators
 - Dedicated high-speed carry logic
 - Wide edge decoders on each edge
 - Hierarchy of interconnect lines
 - Internal 3-state bus capability
 - Eight global low-skew clock or signal distribution networks
- System performance beyond 50 MHz
- Flexible array architecture
- Low power segmented routing architecture
- Systems-oriented features
 - IEEE 1149.1-compatible boundary scan logic support
 - Individually programmable output slew rate
 - Programmable input pull-up or pull-down resistors
 - 12 mA sink current per XQ4000XL output
- Configured by loading binary file
 - Unlimited reprogrammability
- Readback capability
 - Program verification
 - Internal node observability

QPRO XQ4000XL Series QML High-Reliability FPGAs

Product Specification

- Development system runs on most common computer platforms
 - Interfaces to popular design environments
 - Fully automatic mapping, placement and routing
 - Interactive design editor for design optimization
- Highest capacity—over 180,000 usable gates
- Additional routing over XQ4000E
 - Almost twice the routing capacity for high-density designs
- · Buffered Interconnect for maximum speed
- New latch capability in configurable logic blocks
- Improved VersaRing[™] I/O interconnect for better Fixed pinout flexibility
 - Virtually unlimited number of clock signals
- Optional multiplexer or 2-input function generator on device outputs
- 5V tolerant I/Os
- 0.35 μm SRAM process

Introduction

The QPRO™ XQ4000XL Series high-performance, high-capacity Field Programmable Gate Arrays (FPGAs) provide the benefits of custom CMOS VLSI, while avoiding the initial cost, long development cycle, and inherent risk of a conventional masked gate array.

The result of thirteen years of FPGA design experience and feedback from thousands of customers, these FPGAs combine architectural versatility, on-chip Select-RAM memory with edge-triggered and dual-port modes, increased speed, abundant routing resources, and new, sophisticated soft-ware to achieve fully automated implementation of complex, high-density, high-performance designs.

Refer to the complete Commercial XC4000XL Series Field Programmable Gate Arrays Data Sheet for more information on device architecture and timing, and the latest Xilinx databook for package pinouts other than the CB228 (included in this data sheet). (Pinouts for XQ4000XL device are identical to XC4000XL.)

© 2000–2014 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.

All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

Table 1: XQ4000XL Series High Reliability Field Progammable Gate Arrays

Device	Logic Cells	Max Logic Gates (No RAM) ⁽¹⁾	Max. RAM Bits (No Logic)	Typical Gate Range (Logic and RAM) ⁽¹⁾	CLB Matrix	Total CLBs	Number of Flip-Flops	Max. User I/O	Packages
XQ4013XL	2432	13,000	18,432	10,000-30,000	24x24	576	1,536	192	PG223, CB228, PQ240, BG256
XQ4036XL	3078	36,000	41,472	22,000-65,000	36x36	1,296	3,168	288	PG411, CB228, HQ240, BG352
XQ4062XL	5472	62,000	73,728	40,000-130,000	48x48	2,304	5,376	384	PG475, CB228, HQ240, BG432
XQ4085XL	7448	85,000	100,352	55,000-180,000	56x56	3,136	7,168	448	PG475, CB228, HQ240, BG432

Maximum values of typical gate range includes 20% to 30% of CLBs used as RAM.

₹ ALINA

XQ4000XL Switching Characteristics

Definition of Terms

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or

devicefamilies. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.

Except for pin-to-pin input and output parameters, the a.c. parameter delay specifications included in this document are derived from measuring internal test patterns. All specifications are representative of worst-case supply voltage and junction temperature conditions.

All specifications subject to change without notice.

Additional Specifications

Except for pin-to-pin input and output parameters, the a.c. parameter delay specifications included in this document are derived from measuring internal test patterns. All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical appli-

cations. For design considerations requiring more detailed timing information, see the appropriate family AC supplements available on the Xilinx web site at:

http://www.xilinx.com/partinfo/databook.htm.

Absolute Maximum Ratings⁽¹⁾

Symbol	Description			Units
V _{CC}	Supply voltage relative to GND		-0.5 to 4.0	V
V _{IN}	Input voltage relative to GND ⁽²⁾		-0.5 to 5.5	V
V_{TS}	Voltage applied to High-Z output ⁽²⁾	-0.5 to 5.5	V	
V_{CCt}	Longest supply voltage rise time from 1V to 3V	50	ms	
T _{STG}	Storage temperature (ambient)		-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10s @ 1/16 in. = 1.	5 mm)	+260	°C
TJ	Junction temperature	Ceramic package	+150	°C
		Plastic package	+125	°C

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
 ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions
 is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.
- Maximum DC overshoot or undershoot above V_{CC} or below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to –2.0 V or overshoot to V_{CC} + 2.0V, provided this over- or undershoot lasts less than 10 ns and with the forcing current being limited to 200 mA.

Recommended Operating Conditions⁽¹⁾

Symbol	Description		Min	Max	Units
V _{CC}	Supply voltage relative to GND, $T_J = -55^{\circ}C$ to +125°C	Plastic	3.0	3.6	V
	Supply voltage relative to GND, $T_C = -55^{\circ}C$ to +125°C	Ceramic	3.0	3.6	V
V _{IH}	High-level input voltage ⁽²⁾		50% of V _{CC}	5.5	V
V _{IL}	Low-level input voltage		0	30% of V _{CC}	V
T _{IN}	Input signal transition time		-	250	ns

- 1. At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.35% per °C.
- Input and output measurement threshold is ~50% of V_{CC}.

XQ4000XL DC Characteristics Over Recommended Operating Conditions

Symbol	Description		Min	Max	Units
V _{OH}	High-level output voltage at I _{OH} = -4 mA, V _{CC} min	n (LVTTL)	2.4	-	V
	High-level output voltage at $I_{OH} = -500 \mu A$, (LVC)	MOS)	90% V _{CC}	-	V
V _{OL}	Low-level output voltage at I _{OL} = 12 mA, V _{CC} min	(LVTTL) ⁽¹⁾	-	0.4	V
	Low-level output voltage at I_{OL} = 1500 μ A, (LVCN	1OS)	-	10% V _{CC}	V
V _{DR}	Data retention supply voltage (below which config	guration data may be lost)	2.5	-	V
I _{cco}	Quiescent FPGA supply current ⁽²⁾		-	5	mA
IL	Input or output leakage current		-10	+10	μΑ
C _{IN}	Input capacitance (sample tested)	BGA, PQ, HQ, packages	-	10	pF
		PGA packages	-	16	pF
I _{RPU}	Pad pull-up (when selected) at V _{IN} = 0V (sample	tested)	0.02	0.25	mA
I _{RPD}	Pad pull-down (when selected) at V _{IN} = 3.6V (sar	mple tested)	0.02	0.15	mA
I _{RLL}	Horizontal longline pull-up (when selected) at log	ic Low	0.3	2.0	mA

Notes:

- 1. With up to 64 pins simultaneously sinking 12 mA.
- With no output current loads, no active input or Longline pull-up resistors, all I/O pins in a High-Z state and floating.

Power-On Power Supply Requirements

Xilinx FPGAs require a minimum rated power supply current capacity to insure proper initialization, and the power supply ramp-up time does affect the current required. A fast ramp-up time requires more current than a slow ramp-up time. The slowest ramp-up time is 50 ms. Current capacity is not specified for a ramp-up time faster than 2 ms. The cur-

rent capacity varies linealy with ramp-up time, *e.g.*, an XQ4036XL with a ramp-up time of 25 ms would require a capacity predicted by the point on the straight line drawn from 1A at 120 μ s to 500 mA at 50 ms at the 25 ms time mark. This point is approximately 750 mA .

		Ramp-up Time			
Product	Description	Fast (120 μs)	Slow (50 ms)		
XQ4013 - 36XL	Minimum required current supply	1A	500 mA		
XC4062XL	Minimum required current supply	2A	500 mA		
XC4085XL ⁽¹⁾	Minimum required current supply	2A ⁽¹⁾	500 mA		

- 1. The XC4085XL fast ramp-up time is 5 ms.
- 2. Devices are guaranteed to initialize properly with the minimum current listed above. A larger capacity power supply may result in a larger initialization current.
- 3. This specification applies to Commercial and Industrial grade products only.
- 4. Ramp-up Time is measured from $0V_{DC}$ to $3.6V_{DC}$. Peak current required lasts less than 3 ms, and occurs near the internal power on reset threshold voltage. After initialization and before configuration, I_{CC} max is less than 10 mA.

XQ4000XL AC Switching Characteristic

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are

driven from the same global clock, the delay is longer. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature)

Global Buffer Switching Characteristics

			All	-3	-1	
Symbol	Description	Device	Min	Max	Max	Units
T _{GLS}	Delay from pad through Global Low Skew buffer, to any	XQ4013XL	0.6	3.6	-	ns
	clock K	XQ4036XL	1.1	4.8	-	ns
			1.4	6.3	-	ns
		XQ4085XL	1.6	-	5.7	ns

Global Early BUFGEs 1, 2, 5, and 6 to IOB Clock Characteristics

			All	-3	-1	
Symbol	Description	Device	Min	Max	Max	Units
T _{GE}	Delay from pad through Global Early buffer, to any IOB	XQ4013XL	0.4	2.4	-	ns
	clock. Values are for BUFGEs 1, 2, 5 and 6.	XQ4036XL	0.3	3.1	-	ns
		XQ4062XL	0.3	4.9	-	ns
		XQ4085XL	0.4	-	4.7	ns

Global Early BUFGEs 3, 4, 7, and 8 to IOB Clock Characteristics

			All	-3	-1	
Symbol	Description	Device	Min	Max	Max	Units
T _{GE}	Delay from pad through Global Early buffer, to any IOB	XQ4013XL	0.7	2.4	-	ns
	clock. Values are for BUFGEs 3, 4, 7 and 8.	XQ4036XL	0.9	4.7	-	ns
		XQ4062XL	1.2	5.9	-	ns
		XQ4085XL	1.3	-	5.5	ns

XQ4000XL CLB Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported

by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XQ4000XL devices and expressed in nanoseconds unless otherwise noted.

CLB Switching Characteristics

			-3			
Symbol	Description	Min	Max	Min	Max	Units
Combinator	ial Delays					•
T _{ILO}	F/G inputs to X/Y outputs	-	1.6	-	1.3	ns
T _{IHO}	F/G inputs via H' to X/Y outputs	-	2.7	-	2.2	ns
T _{ITO}	F/G inputs via transparent latch to Q outputs	-	2.9	-	2.2	ns
T _{HH0O}	C inputs via SR/H0 via H to X/Y outputs	-	2.5	-	2.0	ns
T _{HH1O}	C inputs via H1 via H to X/Y outputs	-	2.4	-	1.9	ns
T _{HH2O}	C inputs via D _{IN} /H2 via H to X/Y outputs	-	2.5	-	2.0	ns
T _{CBYP}	C inputs via EC, D _{IN} /H2 to YQ, XQ output (bypass)	-	1.5	-	1.1	ns
CLB Fast C	arry Logic					-
T _{OPCY}	Operand inputs (F1, F2, G1, G4) to C _{OUT}	-	2.7	-	2.0	ns
T _{ASCY}	Add/subtract input (F3) to C _{OUT}	-	3.3	-	2.5	ns
T _{INCY}	Initialization inputs (F1, F3) to C _{OUT}	-	2.0	-	1.5	ns
T _{SUM}	C _{IN} through function generators to X/Y outputs	-	2.8	-	2.4	ns
T _{BYP}	C _{IN} to C _{OUT} , bypass function generators	-	0.26	-	0.20	ns
T _{NET}	Carry net delay, C _{OUT} to C _{IN}	-	0.32	-	0.25	ns
Sequential	Delays					
T _{CKO}	Clock K to flip-flop outputs Q	-	2.1	-	1.6	ns
T _{CKLO}	Clock K to latch outputs Q	-	2.1	-	1.6	ns
Setup Time	Before Clock K					
T _{ICK}	F/G inputs	1.1	-	0.9	-	ns
T _{IHCK}	F/G inputs via H	2.2	-	1.7	-	ns
T _{HH0CK}	C inputs via H0 through H	2.0	-	1.6	-	ns
T _{HH1CK}	C inputs via H1 through H	1.9	-	1.4	-	ns
T _{HH2CK}	C inputs via H2 through H	2.0	-	1.6	-	ns
T _{DICK}	C inputs via D _{IN}	0.9	-	0.7	-	ns
T _{ECCK}	C inputs via EC	1.0	-	0.8	-	ns
T _{RCK}	C inputs via S/R, going Low (inactive)	0.6	-	0.5	-	ns
T _{CCK}	C _{IN} input via F/G	2.3	-	1.9	-	ns
T _{CHCK}	C _{IN} input via F/G and H	3.4	-	2.7	-	ns

CLB Switching Characteristics (Continued)

			-3			
Symbol	Description	Min	Max	Min	Max	Units
Hold Time /	After Clock K	'	'	'		'
T _{CKI}	F/G inputs	0	-	0	-	ns
T _{CKIH}	F/G inputs via H	0	-	0	-	ns
T _{CKHH0}	C inputs via SR/H0 through H	0	-	0	-	ns
T _{CKHH1}	C inputs via H1 through H	0	-	0	-	ns
T _{CKHH2}	C inputs via D _{IN} /H2 through H	0	-	0	-	ns
T _{CKDI}	C inputs via D _{IN} /H2	0	-	0	-	ns
T _{CKEC}	C inputs via EC	0	-	0	-	ns
T _{CKR}	C inputs via SR, going Low (inactive)	0	-	0	-	ns
Clock		1		1	1	1
T _{CH}	Clock High time	3.0	-	2.5	-	ns
T _{CL}	Clock Low time	3.0	-	2.5	-	ns
Set/Reset D	Direct			1		
T _{RPW}	Width (High)	3.0	-	2.5	-	ns
T _{RIO}	Delay from C inputs via S/R, going High to Q	-	3.7	-	2.8	ns
Global Set/l	Reset					
T_{MRW}	Minimum GSR pulse width	-	19.8	-	15.0	ns
T _{MRQ}	Delay from GSR input to any Q	See pag	ge 17 for T _R	_{RI} values pe	er device.	
F _{TOG}	Toggle frequency (MHz) (for export control)	-	166	-	200	MHz

XQ4000XL RAM Synchronous (Edge-Triggered) Write Operation Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported

by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XQ4000XL devices and are expressed in nanoseconds unless otherwise noted.


Single-Port RAM Synchronous (Edge-Triggered) Write Operation Characteristics

			-3		-1		
Symbol	Single Port RAM	Size	Min	Max	Min	Max	Units
Write Oper	ation						
T _{WCS}	Address write cycle time (clock K period)	16x2	9.0	-	7.7	-	ns
T _{WCTS}		32x1	9.0	-	7.7	-	ns
T _{WPS}	Clock K pulse width (active edge)	16x2	4.5	-	3.9	-	ns
T _{WPTS}		32x1	4.5	-	3.9	-	ns
T _{ASS}	Address setup time before clock K	16x2	2.2	-	1.7	-	ns
T _{ASTS}		32x1	2.2	-	1.7	-	ns
T _{AHS}	Address hold time after clock K	16x2	0	-	0	-	ns
T _{AHTS}		32x1	0	-	0	-	ns
T _{DSS}	D _{IN} setup time before clock K	16x2	2.0	-	1.7	-	ns
T _{DSTS}		32x1	2.5	-	2.1	-	ns
T _{DHS}	D _{IN} hold time after clock K	16x2	0	-	0	-	ns
T _{DHTS}		32x1	0	-	0	-	ns
T _{WSS}	WE setup time before clock K	16x2	2.0	-	1.6	-	ns
T _{WSTS}		32x1	1.8	-	1.5	-	ns
T _{WHS}	WE hold time after clock K	16x2	0	-	0	-	ns
T _{WHTS}		32x1	0	-	0	-	ns
T _{WOS}	Data valid after clock K	16x2	-	6.8	-	5.8	ns
T _{WOTS}		32x1	-	8.1	-	6.9	ns
Read Oper	ation						
T _{RC}	Address read cycle time	16x2	4.5	-	2.6	-	ns
T _{RCT}		32x1	6.5	-	3.8	-	ns
T _{ILO}	Data valid after address change (no Write Enable)	16x2	-	1.6	-	1.3	ns
T _{IHO}		32x1	-	2.7	-	2.2	ns
T _{ICK}	Address setup time before clock K	16x2	1.1	-	0.9	-	ns
T _{IHCK}		32x1	2.2	-	1.7	-	ns


Dual-Port RAM Synchronous (Edge-Triggered) Write Operation Characteristics

			-3		-1		
Symbol	Dual Port RAM	Size ⁽¹⁾	Min	Max	Min	Max	Units
Write Operat	ion			:		ŧ	
T _{WCDS}	Address write cycle time (clock K period)	16x1	9.0		7.7		ns
T _{WPDS}	Clock K pulse width (active edge)	16x1	4.5	-	3.9	-	ns
T _{ASDS}	Address setup time before clock K	16x1	2.5	-	1.7	-	ns
T _{AHDS}	Address hold time after clock K	16x1	0	-	0	-	ns
T _{DSDS}	D _{IN} setup time before clock K	16x1	2.5	-	2.0	-	ns
T _{DHDS}	D _{IN} hold time after clock K	16x1	0	-	0	-	ns
T _{WSDS}	WE setup time before clock K	16x1	1.8	-	1.6	-	ns
T _{WHDS}	WE hold time after clock K	16x1	0	-	0	-	ns
T _{WODS}	Data valid after clock K	16x1	-	7.8	-	6.7	ns

XQ4000XL CLB Single-Port RAM Synchronous (Edge-Triggered) Write Timing



XQ4000XL CLB Dual-Port RAM Synchronous (Edge-Triggered) Write Timing



www.xilinx.com

XQ4000XL Pin-to-Pin Output Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and

worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values are expressed in nanoseconds unless otherwise noted.

Output Flip-Flop, Clock to Out^(1,2,3)

			All	-3	-1	
Symbol	Description	Device	Min	Max	Max	Units
T _{ICKOF}	Global low skew clock to output using OFF ⁽⁴⁾	XQ4013XL	1.5	8.6	-	ns
		XQ4036XL	2.0	9.8	-	ns
		XQ4062XL	2.3	11.3	-	ns
		XQ4085XL	2.5	-	9.5	ns
T _{SLOW}	For output SLOW option add	All Devices	3.0	3.0	3.0	ns

Notes:

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- 2. Clock-to-out minimum delay is measured with the fastest route and the lightest load, Clock-to-out maximum delay is measured using the farthest distance and a reference load of one clock pin (IK or OK) per IOB as well as driving all accessible CLB flip-flops. For designs with a smaller number of clock loads, the pad-to-IOB clock pin delay as determined by the static timing analyzer (TRCE) can be added to the AC parameter Tokpof and used as a worst-case pin-to-pin clock-to-out delay for clocked outputs for FAST mode configurations.
- 3. Output timing is measured at ~50% V_{CC} threshold with 50 pF external capacitive load.
- 4. OFF = Output Flip-Flop

Output Flip-Flop, Clock to Out, BUFGEs 1, 2, 5, and 6

			AII	-3	-1	
Symbol	Description	Device	Min	Max	Max	Units
T _{ICKEOF}	Global early clock to output using OFF	XQ4013XL	1.3	7.4	-	ns
	Values are for BUFGEs 1, 2, 5, and 6.	XQ4036XL	1.2	8.1	-	ns
		XQ4062XL	1.2	9.9	-	ns
		XQ4085XL	1.3	-	8.5	ns

- 1. Clock-to-out minimum delay is measured with the fastest route and the lightest load, Clock-to-out maximum delay is measured using the farthest distance and a reference load of one clock pin (IK or OK) per IOB as well as driving all accessible CLB flip-flops. For designs with a smaller number of clock loads, the pad-to-IOB clock pin delay as determined by the static timing analyzer (TRCE) can be added to the AC parameter Tokpof and used as a worst-case pin-to-pin clock-to-out delay for clocked outputs for FAST mode configurations.
- 2. Output timing is measured at \sim 50% V_{CC} threshold with 50 pF external capacitive load.

Output Flip-Flop, Clock to Out, BUFGEs 3, 4, 7, and 8

			All	-3	-1	
Symbol	Description	Device	Min	Max	Max	Units
T _{ICKEOF}	Global early clock to output using OFF	XQ4013XL	1.8	8.8	-	ns
	Values are for BUFGEs 3, 4, 7, and 8.	XQ4036XL	1.8	9.7	-	ns
		XQ4062XL	2.0	10.9	-	ns
		XQ4085XL	2.2	-	9.3	ns

Notes:

- 1. Clock-to-out minimum delay is measured with the fastest route and the lightest load, Clock-to-out maximum delay is measured using the farthest distance and a reference load of one clock pin (IK or OK) per IOB as well as driving all accessible CLB flip-flops. For designs with a smaller number of clock loads, the pad-to-IOB clock pin delay as determined by the static timing analyzer (TRCE) can be added to the AC parameter Tokpof and used as a worst-case pin-to-pin clock-to-out delay for clocked outputs for FAST mode configurations.
- Output timing is measured at ~50% V_{CC} threshold with 50 pF external capacitive load.

Capacitive Load Factor

Figure 1 shows the relationship between I/O output delay and load capacitance. It allows a user to adjust the specified output delay if the load capacitance is different than 50 pF. For example, if the actual load capacitance is 120 pF, add 2.5 ns to the specified delay. If the load capacitance is 20 pF, subtract 0.8 ns from the specified output delay.

Figure 1 is usable over the specified operating conditions of voltage and temperature and is independent of the output slew rate control.




Figure 1: Delay Factor at Various Capacitive Loads

XQ4000XL Pin-to-Pin Input Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and

worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values are expressed in nanoseconds unless otherwise noted.

Global Low Skew Clock, Input Setup and Hold Times (1,2)

			-3	-1	
Symbol	Description	Device ⁽¹⁾	Min	Min	Units
No Delay					:
T _{PSN} /T _{PHN}	Global early clock and IFF ⁽³⁾	XQ4013XL	1.2 / 3.2	-	ns
	Global early clock and FCL ⁽⁴⁾	XQ4036XL	1.2 / 5.5	-	ns
		XQ4062XL	1.2 / 7.0	-	ns
		XQ4085XL	-	0.9 / 7.1	ns
Partial Delay		'	!	!	!
T _{PSP} /T _{PHP}	Global early clock and IFF ⁽³⁾	XQ4013XL	6.1 / 0.0	-	ns
	Global early clock and FCL ⁽⁴⁾	XQ4036XL	6.4 / 1.0	-	ns
		XQ4062XL	6.7 / 1.2	-	ns
		XQ4085XL	-	9.8 / 1.2	ns
Full Delay		<u> </u>		l	
T _{PSD} /T _{PHD}	Global early clock and IFF ⁽³⁾	XQ4013XL	6.4 / 0.0	-	ns
		XQ4036XL	6.6 / 0.0	-	ns
		XQ4062XL	6.8 / 0.0	-	ns
		XQ4085XL	-	9.6 / 0.0	ns

- 1. The XQ4013XL, XQ4036XL, and XQ4062XL have significantly faster partial and full delay setup times than other devices.
- 2. Input setup time is measured with the fastest route and the lightest load. Input hold time is measured using the furthest distance and a reference load of one clock pin per IOB as well as driving all accessible CLB flip-flops. For designs with a smaller number of clock loads, the pad-to-IOB clock pin delay as determined by the static timing analyzer (TRCE) can be used as a worst-case pin-to-pin no-delay input hold specification.
- 3. IFF = Input Flip-Flop or Latch
- 4. FCL = Fast Capture Latch

Global Early Clock BUFEs 1, 2, 5, and 6 Setup and Hold for IFF and FCL^(1,2)

			-3	-1
Symbol	Description	Device	Min	Min
No Delay				
T _{PSEN} /T _{PHEN}	Global early clock and IFF ⁽³⁾	XQ4013XL	1.2 / 4.7	-
T_{PFSEN}/T_{PFHEN}	Global early clock and FCL ⁽⁴⁾	XQ4036XL	1.2 / 6.7	-
		XQ4062XL	1.2 / 8.4	-
		XQ4085XL	-	0.9 / 6.6
Partial Delay				
T _{PSEPN} /T _{PHEP}	Global early clock and IFF ⁽³⁾	XQ4013XL	6.4 / 0.0	-
T_{PFSEP}/T_{PFHEP}	Global early clock and FCL ⁽⁴⁾	XQ4036XL	7.0 / 0.8	-
		XQ4062XL	9.0 / 0.8	-
		XQ4085XL	-	11.0 / 0.0
Full Delay				
T _{PSEPD} /T _{PHED}	Global early clock and IFF ⁽³⁾	XQ4013XL	12.0 / 0.0	-
		XQ4036XL	13.8 / 0.0	-
		XQ4062XL	13.1 / 0.0	-
		XQ4085XL	-	13.6 / 0.0

- The XQ4013XL, XQ4036XL, and XQ4062XL have significantly faster partial and full delay setup times than other devices.
- Input setup time is measured with the fastest route and the lightest load. Input hold time is measured using the furthest distance and a reference load of one clock pin per IOB as well as driving all accessible CLB flip-flops. For designs with a smaller number of clock loads, the pad-to-IOB clock pin delay as determined by the static timing analyzer (TRCE) can be used as a worst-case pin-to-pin no-delay input hold specification.
- IFF = Input Flip-Flop or Latch
- FCL = Fast Capture Latch

Global Early Clock BUFEs 3, 4, 7, and 8 Setup and Hold for IFF and FCL^(1,2)

			-3	-1
Symbol	Description	Device	Min	Min
No Delay				
T _{PSEN} /T _{PHEN}	Global early clock and IFF ⁽³⁾	XQ4013XL	1.2 / 4.7	-
T_{PFSEN}/T_{PFHEN}	Global early clock and FCL ⁽⁴⁾	XQ4036XL	1.2 / 6.7	-
		XQ4062XL	1.2 / 8.4	-
		XQ4085XL	-	0.9 / 6.6
Partial Delay	1			
T _{PSEPN} /T _{PHEP}	Global early clock and IFF ⁽³⁾	XQ4013XL	5.4 / 0.0	-
T_{PFSEP}/T_{PFHEP}	Global early clock and FCL ⁽⁴⁾	XQ4036XL	6.4 / 0.8	-
		XQ4062XL	8.4 / 1.5	-
		XQ4085XL	-	11.0 / 0.0
Full Delay			1	
T _{PSEPD} /T _{PHED}	Global early clock and IFF ⁽³⁾	XQ4013XL	10.0 / 0.0	-
		XQ4036XL	12.2 / 0.0	-
		XQ4062XL	13.1 / 0.0	-
		XQ4085XL	-	13.6 / 0.0

- 1. The XQ4013XL, XQ4036XL, and XQ4062XL have significantly faster partial and full delay setup times than other devices.
- 2. Input setup time is measured with the fastest route and the lightest load. Input hold time is measured using the furthest distance and a reference load of one clock pin per IOB as well as driving all accessible CLB flip-flops. For designs with a smaller number of clock loads, the pad-to-IOB clock pin delay as determined by the static timing analyzer (TRCE) can be used as a worst-case pin-to-pin no-delay input hold specification.
- 3. IFF = Input Flip-Flop or Latch
- 4. FCL = Fast Capture Latch

XQ4000XL IOB Input Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported

by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

			•	-3	-	1	
Symbol	Description	Device	Min	Max	Min	Max	Units
Clocks		:		!		!	
T _{ECIK}	Clock enable (EC) to clock (IK)	All devices	0.1	-	0.1	-	ns
T _{OKIK}	Delay from FCL enable (OK) active edge to IFF clock (IK) active edge	All devices	2.2	-	1.6	-	ns
Setup Tir	mes	1		1	1		
T _{PICK}	Pad to clock (IK), no delay	All devices	1.7	-	1.3	-	ns
T _{PICKF}	Pad to clock (IK), via transparent fast capture latch, no delay	All devices	2.3	-	1.8	-	ns
T _{POCK}	Pad to fast capture latch enable (OK), no delay	All devices	1.2	-	0.9	-	ns
Hold Tim	es			1	1		
	All Hold Times	All devices	0	-	0	-	ns
Global Se	et/Reset			1			
T_{MRW}	Minimum GSR pulse width	All devices	-	19.8	-	15.0	ns
T _{RRI}	Delay from GSR input to any Q ⁽²⁾	XQ4013XL	-	15.9	-	-	ns
		XQ4036XL	-	22.5	-	-	ns
		XQ4062XL	-	29.1	-	-	ns
		XQ4085XL	-	-	-	26.0	ns
Propagat	ion Delays				I		
T _{PID}	Pad to I1, I2	All devices	-	1.6	-	1.7	ns
T _{PLI}	Pad to I1, I2 via transparent input latch, no delay	All devices	-	3.1	-	2.4	ns
T _{PFLI}	Pad to I1, I2 via transparent FCL and input latch, no delay	All devices	-	3.7	-	2.8	ns
T _{IKRI}	Clock (IK) to I1, I2 (flip-flop)	All devices	-	1.7	-	1.3	ns
T _{IKLI}	Clock (IK) to I1, I2 (latch enable, active Low)	All devices	-	1.8	-	1.4	ns
T _{OKLI}	FCL enable (OK) active edge to I1, I2 (via transparent standard input latch)	All devices	-	3.6	-	2.7	ns

- 1. IFF = Input Flip-Flop or Latch, FCL = Fast Capture Latch
- 2. Indicates Minimum Amount of Time to Assure Valid Data.

XQ4000XL IOB Output Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Develop-

ment System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). For Propagation Delays, slew-rate = fast unless otherwise noted. Values are expressed in nanoseconds unless otherwise noted.

		-	3	-	1	
Symbol	Description	Min	Max	Min	Max	Units
Clocks			:	:	!	'
T _{CH}	Clock High	3.0	-	2.5	-	ns
T _{CL}	Clock Low	3.0	-	2.5	-	ns
Propagation	on Delays				1	•
T _{OKPOF}	Clock (OK) to pad	-	5.0	-	3.8	ns
T _{OPF}	Output (O) to pad	-	4.1	-	3.1	ns
T _{TSHZ}	High-Z to pad High-Z (slew-rate independent)	-	4.4	-	3.0	ns
T _{TSONF}	High-Z to pad active and valid	-	4.1	-	3.3	ns
T _{OFPF}	Output (O) to pad via fast output MUX	-	5.5	-	4.2	ns
T _{OKFPF}	Select (OK) to pad via fast MUX	-	5.1	-	3.9	ns
Setup and	Hold Times			1	1	1
T _{OOK}	Output (O) to clock (OK) setup time	0.5	-	0.3	-	ns
T _{OKO}	Output (O) to clock (OK) hold time	0	-	0	-	ns
T _{ECOK}	Clock Enable (EC) to clock (OK) setup time	0	-	0	-	ns
T _{OKEC}	Clock Enable (EC) to clock (OK) hold time	0.3	-	0.1	-	ns
Global Set	//Reset	-			1	_
T_{MRW}	Minimum GSR pulse width	19.8	-	15.0	-	ns
T _{RPO}	Delay from GSR input to any pad ⁽²⁾					
	XQ4013XL	-	20.5	-	-	ns
	XQ4036XL	-	27.1	-	-	ns
	XQ4062XL	-	33.7	-	-	ns
	XQ4085XL	-		-	29.5	ns
Slew Rate	Adjustment	1	1	1	1	1
T _{SLOW}	For output SLOW option add	-	3.0	-	2.0	ns

- 1. Output timing is measured at ~50% V_{CC} threshold, with 50 pF external capacitive loads.
- 2. Indicates Minimum Amount of Time to Assure Valid Data.


CB228 Pinouts

Table 2: CB228 Package Pinouts

VTT GND P1 BUFGP_TL_A16_GCK1_IO P2 A17_IO P3 IO P4 IO P5 TDI_IO P6 TCK_IO P7 IO P8 IO P9 IO P10 IO P11 IO P12 IO P13 GND P14 IO_FCLK1 P15 IO P16 TMS_IO P17 IO P18 IO P19 IO P20 IO P21 IO P22 IO P22 IO P25 IO P25 IO P26 GND P27 V _{CC} P28 IO P29 IO P30 IO P31 IO P32 IO P33 <t< th=""><th>Pin Name</th><th>CB228</th></t<>	Pin Name	CB228
BUFGP_TL_A16_GCK1_IO	VTT	
A17_IO P3 IO P4 IO P5 TDI_IO P6 TCK_IO P7 IO P8 IO P9 IO P10 IO P11 IO P12 IO P13 GND P14 IO_FCLK1 P15 IO P16 TMS_IO P17 IO P18 IO P19 IO P20 IO P21 IO P22 IO P23 IO P25 IO P26 GND P27 V _{CC} P28 IO P30 IO P31 IO P32 IO P34 IO P34 IO P36 V _{CC} P36 IO P36	GND	P1
IO	BUFGP_TL_A16_GCK1_IO	P2
IO	A17_IO	P3
TDI_IO	Ю	P4
TCK_IO P7 IO P8 IO P9 IO P10 IO P11 IO P12 IO P13 GND P14 IO_FCLK1 P15 IO P16 TMS_IO P17 IO P18 IO P19 IO P20 IO P21 IO P22 IO P23 IO P24 IO P25 IO P25 IO P26 GND P27 V _{CC} P28 IO P30 IO P31 IO P32 IO P33 IO P34 IO P35 IO P36 V _{CC} P36	Ю	P5
IO	TDI_IO	P6
IO	TCK_IO	P7
IO	Ю	P8
IO	Ю	P9
IO	Ю	P10
IO	Ю	P11
GND P14 IO_FCLK1 P15 IO P16 TMS_IO P17 IO P18 IO P19 IO P20 IO P21 IO P22 IO P22 IO P23 IO P24 IO P25 IO P26 GND P27 V _{CC} P28 IO P29 IO P30 IO P31 IO P31 IO P32 IO P33 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	Ю	P12
IO_FCLK1	Ю	P13
IO	GND	P14
TMS_IO P17 IO P18 IO P19 IO P20 IO P21 IO P22 IO P23 IO P24 IO P25 IO P26 GND P27 V _{CC} P28 IO P29 IO P30 IO P31 IO P32 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	IO_FCLK1	P15
IO	Ю	P16
IO	TMS_IO	P17
IO P20 IO P21 IO P22 IO P23 IO P24 IO P25 IO P26 GND P27 V _{CC} P28 IO P29 IO P30 IO P31 IO P32 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	Ю	P18
IO P21 IO P22 IO P23 IO P24 IO P25 IO P26 GND P27 V _{CC} P28 IO P29 IO P30 IO P31 IO P32 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	Ю	P19
IO P22 IO P23 IO P24 IO P25 IO P26 GND P27 V _{CC} P28 IO P29 IO P30 IO P31 IO P32 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	Ю	P20
IO P23 IO P24 IO P25 IO P26 GND P27 V _{CC} P28 IO P29 IO P30 IO P31 IO P32 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	Ю	P21
IO P24 IO P25 IO P26 GND P27 V _{CC} P28 IO P29 IO P30 IO P31 IO P32 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	Ю	P22
IO P25 IO P26 GND P27 V _{CC} P28 IO P29 IO P30 IO P31 IO P32 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	Ю	P23
IO P26 GND P27 V _{CC} P28 IO P29 IO P30 IO P31 IO P32 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	Ю	P24
GND P27 V _{CC} P28 IO P29 IO P30 IO P31 IO P32 IO P33 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	Ю	P25
V _{CC} P28 IO P29 IO P30 IO P31 IO P32 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	Ю	P26
IO P29 IO P30 IO P31 IO P32 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	GND	P27
IO P30 IO P31 IO P32 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	V _{CC}	P28
IO P31 IO P32 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	Ю	P29
IO P32 IO P33 IO P34 IO P35 IO P36 V _{CC} P37	Ю	P30
IO P33 IO P34 IO P35 IO P36 V _{CC} P37	Ю	P31
IO P34 IO P35 IO P36 V _{CC} P37	Ю	P32
IO P35 IO P36 V _{CC} P37	Ю	P33
IO P36 V _{CC} P37	Ю	P34
V _{CC} P37	Ю	
	Ю	P36
IO P38	V _{CC}	P37
	Ю	P38

Table 2: CB228 Package Pinouts (Continued)

Pin Name	CB228
Ю	P39
Ю	P40
IO_FCLK2	P41
GND	P42
IO	P43
IO	P44
IO	P45
IO	P46
IO	P47
Ю	P48
IO	P49
IO	P50
Ю	P51
Ю	P52
IO	P53
BUFGS_BL_GCK2_IO	P54
M1	P55
GND	P56
MO	P57
V _{CC}	P58
M2	P59
BUFGP_BL_GCK3_IO	P60
HDC_IO	P61
Ю	P62
Ю	P63
Ю	P64
LDC_IO	P65
Ю	P66
Ю	P67
Ю	P68
Ю	P69
Ю	P70
Ю	P71
GND	P72
Ю	P73
Ю	P74
Ю	P75
10	P76
Ю	P77
10	P78



Pin Name **CB228** IO P79 Ю P80 10 P81 P82 Ю Ю P83 /ERR_INIT_IO P84 V_{CC} P85 **GND** P86 Ю P87 Ю P88 Ю P89 P90 Ю P91 Ю Ю P92 10 P93 10 P94 $\overline{V_{CC}}$ P95 P96 IO P97 Ю 10 P98 10 P99 **GND** P100 10 P101 Ю P102 Ю P103 10 P104 Ю P105 Ю P106 10 P107 10 P108 10 P109 10 P110 P111 Ю BUFGS_BR_GCK4_IO P112 GND P113 DONE P114 P115 V_{CC} /PROGRAM P116 D7_IO P117 BUFGP_BR_GCK5_IO P118

Table 2: CB228 Package Pinouts (Continued)

Pin Name	CB228
10	P119
10	P120
Ю	P121
IO	P122
D6_IO	P123
Ю	P124
Ю	P125
IO	P126
Ю	P127
IO	P128
GND	P129
Ю	P130
IO	P131
IO_FCLK3	P132
Ю	P133
D5_IO	P134
/CS0_IO	P135
Ю	P136
Ю	P137
Ю	P138
IO	P139
D4_IO	P140
IO	P141
V _{CC}	P142
GND	P143
D3_IO	P144
/RS_IO	P145
10	P146
10	P147
10	P148
IO	P149
D2_IO	P150
Ю	P151
V _{CC}	P152
Ю	P153
IO_FCLK4	P154
Ю	P155
Ю	P156
GND	P157
Ю	P158

Table 2: CB228 Package Pinouts (Continued)


Pin Name	CB228
Ю	P159
Ю	P160
Ю	P161
Ю	P162
Ю	P163
D1_IO	P164
BUSY_/RDY_RCLK_IO	P165
Ю	P166
Ю	P167
D0_DIN_IO	P168
BUFGS_TR_GCK6_DOUT_IO	P169
CCLK	P170
V _{CC}	P171
TDO	P172
GND	P173
A0_/WS_IO	P174
BUFGP_TR_GCK7_A1_IO	P175
Ю	P176
Ю	P177
CSI_A2_IO	P178
A3_IO	P179
Ю	P180
Ю	P181
Ю	P182
Ю	P183
Ю	P184
Ю	P185
GND	P186
Ю	P187
Ю	P188
Ю	P189
Ю	P190
V _{CC}	P191
A4_IO	P192
A5_IO	P193
Ю	P194
Ю	P195
A21_IO	P196
A20_IO	P197
A6_IO	P198

Table 2: CB228 Package Pinouts (Continued)


Pin Name	CB228	
A7_IO	P199	
GND	P200	
V _{CC}	P201	
A8_IO	P202	
A9_IO	P203	
A19_IO	P204	
A18_IO	P205	
10	P206	
10	P207	
A10_IO	P208	
A11_IO	P209	
V _{CC}	P210	
10	P211	
10	P212	
IO	P213	
10	P214	
GND	P215	
10	P216	
10	P217	
10	P218	
IO	P219	
A12_IO	P220	
A13_IO	P221	
IO	P222	
IO	P223	
IO P224		
Ю	P225	
A14_IO	P226	
BUFGS_TL_GCK8_A15_IO	P227	
V _{CC}	P228	

Ordering Information

Example for QPRO™ military temperature part:



Example for SMD part:



Revision History

The following table shows the revision history for this document

Date	Version	Description
05/01/1998	1.0	Original document release.
01/01/1999	1.1	Addition of new packages, clarification of parameters.
02/09/2000	1.2	Addition of XQ4085XL-1 speed grade part.
06/25/2000	1.3	Updated timing specifications to match with commercial data sheet. Updated format.
03/07/2014	3/07/2014 2.0 This product is obsolete/discontinued per XCN07003, XCN07010, XCN08011,	
		XCN09001, XCN10012, and XCN12004.