MBM29LV200TC-70/-90/MBM29LV200BC-70/-90



Data Sheet (Retired Product)

This product has been retired and is not recommended for new designs. Availability of this document is retained for reference and historical purposes only.

Continuity of Specifications

There is no change to this data sheet as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal data sheet improvement and are noted in the document revision summary.

For More Information

Please contact your local sales office for additional information about Spansion memory solutions.

Issue Date July 31, 2007



This page left intentionally blank.

SPANSION™ Flash Memory

Data Sheet



September 2003

This document specifies SPANSION[™] memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

Continuity of Specifications

There is no change to this datasheet as a result of offering the device as a SPANSION[™] product. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local AMD or Fujitsu sales office for additional information about SPANSION[™] memory solutions.





FLASH MEMORY

CMOS

2M (256K × 8/128K × 16) BIT

MBM29LV200TC-70/-90/MBM29LV200BC-70/-90

■ GENERAL DESCRIPTION

The MBM29LV200TC/BC are a 8M-bit, 3.0 V-only Flash memory organized as 256K bytes of 8 bits each or 128K words of 16 bits each. The MBM29LV200TC/BC are offered in 48-pin TSOP(1) and 44-pin SOP packages. These devices are designed to be programmed in-system with the standard system 3.0 V V_{CC} supply. 12.0 V V_{PP} and 5.0 V V_{CC} are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.


The standard MBM29LV200TC/BC offer access times 70 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable (\overline{CE}) , write enable (\overline{WE}) , and output enable (\overline{OE}) controls.

(Continued)

■ PRODUCT LINE UP

Part No	•	MBM29LV200TC/	MBM29LV200BC
Ordering Part No.	$Vcc = 3.3 V$ $^{+0.3 V}_{-0.3 V}$	-70	_
Ordering Fart No.	Vcc = 3.0 V +0.6 V -0.3 V	_	-90
Max Address Access Time (ns)	70	90
Max CE Access Time (ns)		70	90
Max OE Access Time (ns)		30	35

■ PACKAGES





(Continued)

The MBM29LV200TC/BC are pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29LV200TC/BC are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV200TC/BC are erased when shipped from the factory.

The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by \overline{Data} Polling of DQ_7 , by the Toggle Bit feature on DQ_6 , or the RY/ \overline{BY} output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29LV200TC/BC memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

■ FEATURES

Single 3.0 V read, program, and erase

Minimizes system level power requirements

Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

• Compatible with JEDEC-standard world-wide pinouts

48-pin TSOP(1) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) 44-pin SOP (Package suffix: PF)

- Minimum 100,000 program/erase cycles
- High performance

70 ns maximum access time

Sector erase architecture

One 8K word, two 4K words, one 16K word, and three 32K words sectors in word mode One 16K byte, two 8K bytes, one 32K byte, and three 64K bytes sectors in byte mode Any combination of sectors can be concurrently erased. Also supports full chip erase

Boot Code Sector Architecture

T = Top sector

B = Bottom sector

Embedded Erase^{™*} Algorithms

Automatically pre-programs and erases the chip or any sector

• Embedded Program™* Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

Automatic sleep mode

When addresses remain stable, automatically switch themselves to low power mode

- Low Vcc write inhibit ≤ 2.5 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read in another sector within the same device

Sector protection


Hardware method disables any combination of sectors from program or erase operations

- Sector Protection set function by Extended sector Protect command
- Temporary sector unprotection

Temporary sector unprotection via the RESET pin

*: Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.


■ PIN ASSIGNMENTS




■ PIN DESCRIPTION

Pin name	Function
A ₁₆ to A ₀ , A ₋₁	Address Inputs
DQ ₁₅ to DQ ₀	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/ BY	Ready/Busy Output
RESET	Hardware Reset Pin/Temporary Sector Unprotection
BYTE	Selects 8-bit or 16-bit mode
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply

■ BLOCK DIAGRAM



■ LOGIC SYMBOL



■ DEVICE BUS OPERATION

MBM29LV200TC/200BC User Bus Operations Table (BYTE = VIH)

Operation	CE	OE	WE	Ao	A 1	A 6	A 9	DQ ₁₅ to DQ ₀	RESET
Auto-Select Manufacturer Code *1	L	L	Н	L	L	L	VID	Code	Н
Auto-Select Device Code *1	L	L	Н	Н	L	L	VID	Code	Н
Read *3	L	L	Н	A 0	A 1	A 6	A 9	D ouт	Н
Standby	Н	Х	Х	Χ	Х	Х	Х	High-Z	Н
Output Disable	L	Н	Н	Χ	Х	Х	Х	High-Z	Н
Write (Program/Erase)	L	Н	L	A 0	A 1	A 6	A 9	Din	Н
Enable Sector Protection *2,*4	L	VID	T	L	Н	L	VID	X	Н
Verify Sector Protection *2,*4	L	L	Н	L	Н	L	VID	Code	Н
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	X	VID
Reset (Hardware) / Standby	Х	Х	Х	Х	Х	Х	Х	High-Z	L

Legend: L = V_{IL}, H = V_{IH}, X = V_{IL} or V_{IH}, □ = Pulse input. See "■ DC CHARACTERISTICS" for voltage levels.

MBM29LV200TC/200BC User Bus Operations Table (BYTE = VIL)

Operation	CE	ŌĒ	WE	DQ ₁₅ / A ₋₁	Ao	A 1	A 6	A 9	DQ7 to DQ0	RESET
Auto-Select Manufacturer Code *1	L	L	Н	L	L	L	L	VID	Code	Н
Auto-Select Device Code *1	L	L	Н	L	Н	L	L	VID	Code	Н
Read *3	L	L	Н	A -1	A o	A 1	A 6	A 9	D оит	Н
Standby	Н	Х	Х	Х	Χ	Х	Х	Х	High-Z	Н
Output Disable	L	Н	Н	Х	Χ	Х	Х	Х	High-Z	Н
Write (Program/Erase)	L	Н	L	A -1	A o	A 1	A 6	A 9	DIN	Н
Enable Sector Protection *2, *4	L	VID	T	L	L	Н	L	VID	Х	Н
Verify Sector Protection *2, *4	L	L	Н	L	L	Н	L	VID	Code	Н
Temporary Sector Unprotection *5	Х	Χ	Х	Х	Χ	Х	Х	Χ	Х	V _{ID}
Reset (Hardware) / Standby	Х	Х	Х	Х	Χ	Х	Х	Х	High-Z	L

Legend: L = V_{IL}, H = V_I, X = V_I or V_I, ¬ = Pulse input. See "■ DC CHARACTERISTICS" for voltage levels.

^{*1 :} Manufacturer and device codes may also be accessed via a command register write sequence. See "MBM29LV200TC/200BC Standard Command Definitions Table".

^{*2:} Refer to the section on Sector Protection.

^{*3 :} \overline{WE} can be V_{IL} if \overline{OE} is V_{IL} , \overline{OE} at V_{IH} initiates the write operations.

 $^{*4 :} Vcc = 3.3 V \pm 10\%$

^{*1 :} Manufacturer and device codes may also be accessed via a command register write sequence. See "MBM29LV200TC/200BC Standard Command Definitions Table".

^{*2:} Refer to the section on Sector Protection.

^{*3 :} \overline{WE} can be V_{IL} if \overline{OE} is V_{IL} , \overline{OE} at V_{IH} initiates the write operations.

 $^{*4 :} Vcc = 3.3 V \pm 10\%$

^{*5:} It is also used for the extended sector protection.

MBM29LV200TC/200BC Standard Command Definitions Table

Comma Sequen		Bus Write Cycles	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
_		Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	Word	1	XXXh	F0h										
neau/nesei	Byte	•	^^^	FUII	_		_		_		_		_	
Dand/Dand	Word	3	555h	1 1 h	2AAh	EEb	555h	E0h	DΛ	DD				
Read/Reset	Byte	3	AAAh	AAh	555h	55h	AAAh	F0h	RA	RD			_	
Ata a ala at	Word	3	555h	1 1 h	2AAh	EEh	555h	OOh						
Autoselect	Byte	3	AAAh	AAh	555h	55h	AAAh	90h	_	_	_	_	_	_
D	Word	4	555h	A A In	2AAh	rrh.	555h	4.0h	Β.	DD				
Program	Byte	4	AAAh	AAh	555h	- 55h	AAAh	A0h	PA	PD	_	_	_	_
Ohin Franc	Word	6	555h	1 1 h	2AAh	EEb	555h	OOh	555h	1 1 h	2AAh	EEb	555h	10h
Chip Erase	Byte	О	AAAh	AAh	555h	55h	AAAh	80h	AAAh	AAh	555h	- 55h	AAAh	10h
Castau Fussa	Word	6	555h	1 1 h	2AAh	EEb	555h	OOh	555h	A A b	2AAh	EEb	C 4	20h
Sector Erase	Byte	6	AAAh	AAh	555h	55h	AAAh	80h	AAAh	AAh	555h	55h	SA	30h
Sector Eras	Sector Erase Suspend Erase can be					e suspended during sector erase with Addr. ("H" or "L"). Data (B0h)								
Sector Eras	se Res	ume	Erase can be resumed after suspend with Addr. ("H" or "L"). Data (30h)											

Notes: • Address bits = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA)

- Bus operations are defined in "MBM29LV200TC/200BC User Bus Operations Table (BYTE = V_{IH})" and "MBM29LV200TC/200BC User Bus Operations Table (BYTE = V_{IL})".
- RA = Address of the memory location to be read
 - PA = Address of the memory location to be programmed Addresses are latched on the falling edge of the $\overline{\text{WE}}$ pulse.
 - SA = Address of the sector to be erased. The combination of A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂ will uniquely select any sector.
- RD = Data read from location RA during read operation.
 - PD = Data to be programmed at location PA. Data is latched on the rising edge of \overline{WE} .
- The system should generate the following address patterns:
 - Word Mode: 555h or 2AAh to addresses A₁₀ to A₀
 - Byte Mode: AAAh or 555h to addresses A₁₀ to A₀ and A₋₁
- · Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
- Command combinations not described in "MBM29LV200TC/BC Standard Command Definitions Table" are illegal.

MBM29LV200TC/BC Extended Command Definitions Table

Command		Bus Write Cycles	First Bus Write Cycle		Second Bus Write Cycle			l Bus Cycle	Fourth Bus Read Cycle		
Sequence	7	Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	
Set to	Word	3	555h	AAh	2AAh	55h	555h	20h			
Fast Mode	Byte	3	AAAh	AAII	555h	3311	AAAh	2011	_	_	
Fast Program *1	Word	2	XXXh	A0h	PA	PD					
rast Flogram	Byte	2	XXXh	AUII	FA	FD	_		_	 	
Reset from Fast	Word	2	XXXh	90h	XXXh	F0h *3					
Mode *1	Byte	2	XXXh	9011	XXXh	1 OII	_	_	_	_	
Extended	Word	3	XXXh	60h	SPA	60h	SPA	40h	SPA	SD	
Sector Protect*2	Byte	3	AAAII	0011	JI-A	0011	OI-W	4011	JI⁻A	SD	

SPA: Sector address to be protected. Set sector address (SA) and $(A_6, A_1, A_0) = (0, 1, 0)$.

SD: Sector protection verify data. Output 01h at protected sector addresses and output 00h at unprotected sector addresses.

*1: This command is valid while Fast Mode.

*2: This command is valid while $\overline{RESET} = V_{ID}$

*3: The data "00h" is also acceptable.

MBM29LV200TC/200BC Sector Protection Verify Autoselect Codes Table

	Туре		A ₁₆ to A ₁₂	A 6	A 1	Ao	A -1*1	Code (HEX)
Manufacture's	Code	Х	VIL	VıL	VıL	VıL	04h	
	MBM29LV200TC		Х	VıL	VIL	ViH	VIL	3Bh
Device Code	MBMZ9LV2001C	Word	^	VIL	VIL	VIH	Х	223Bh
Device Code	MBM29LV200BC	Byte	Х	VIL	VIL	VIH	VıL	BFh
	MBMZ9LVZ00BC	Word	^	VIL	VIL	VIH	Х	22BFh
Sector Protection			Sector Addresses	VıL	VIH	VıL	VıL	01h*²

^{*1:} A-1 is for Byte mode.

^{*2:} Outputs 01h at protected sector addresses and outputs 00h at unprotected sector addresses.

Expanded Autoselect Code Table

	Туре		Code	DQ ₁₅	DQ ₁₄	DQ 13	DQ ₁₂	DQ ₁₁	DQ ₁₀	DQ ₉	DQ ₈	DQ ₇	DQ ₆	DQ₅	DQ ₄	DQ₃	DQ ₂	DQ ₁	DQ ₀
Manufacturer's Code*			04h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
	MBM29LV200TC	(B)	3Bh	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	0	0	1	1	1	0	1	1
Device	WIBIWI29LV2001C	(W)	223Bh	0	0	1	0	0	0	1	0	0	0	1	1	1	0	1	1
Code	MBM29LV200BC	(B)	BFh	A -1	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	HI-Z	1	0	1	1	1	1	1	1
	MBM29LV200BC		22BFh	0	0	1	0	0	0	1	0	1	0	1	1	1	1	1	1
Sector Protection			01h	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

(B) : Byte mode(W) : Word modeHI-Z : High-Z

 $^{^{\}star}$: At Byte mode, DQ15 to DQ8 are High-Z and DQ15 is A-1, the lowest address.

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 16K byte, two 8K bytes, one 32K byte, and three 64K bytes
- Individual-sector, multiple-sector, or bulk-erase capability
- Individual or multiple-sector protection is user definable.

	(×8) (×16)		(×8) (×1
	3FFFFh 1FFFFh		3FFFFh 1FFF
16K byte	3BFFFh 1DFFFh	64K byte	2FFFFh 17FF
8K byte		64K byte	
8K byte	39FFFh 1CFFFh	64K byte	1FFFFh 0FFF
32K byte	37FFFh 1BFFFh	32K byte	OFFFFh 07FF
64K byte	2FFFFh 17FFFh	8K byte	07FFFh 03FF
•	1FFFFh 0FFFFh		05FFFh 02FF
64K byte	OFFFFh 07FFFh	8K byte	O3FFFh 01FF
64K byte	00000h 00000h	16K byte	00000h 0000
MBM29LV200TC S	Sector Architecture	MBM29LV200BC S	

Sector Address Tables (MBM29LV200TC)

Sector Address	A 16	A 15	A 14	A 13	A 12	Address Range (×8)	Address Range (×16)
SA0	0	0	Х	Х	Х	00000h to 0FFFFh	00000h to 07FFFh
SA1	0	1	Х	Х	Х	10000h to 1FFFFh	08000h to 0FFFFh
SA2	1	0	Х	Х	Х	20000h to 2FFFFh	10000h to 17FFFh
SA3	1	1	0	Х	Х	30000h to 37FFFh	18000h to 1BFFFh
SA4	1	1	1	0	0	38000h to 39FFFh	1C000h to 1CFFFh
SA5	1	1	1	0	1	3A000h to 3BFFFh	1D000h to 1DFFFh
SA6	1	1	1	1	Х	3C000h to 3FFFFh	1E000h to 1FFFFh

Sector Address Tables (MBM29LV200BC)

Sector Address	A 16	A 15	A 14	A 13	A 12	Address Range (×8)	Address Range (×16)
SA0	0	0	0	0	Х	00000h to 03FFFh	00000h to 01FFFh
SA1	0	0	0	1	0	04000h to 05FFFh	02000h to 02FFFh
SA2	0	0	0	1	1	06000h to 07FFFh	03000h to 03FFFh
SA3	0	0	1	Х	Х	08000h to 0FFFFh	04000h to 07FFFh
SA4	0	1	Х	Х	Х	10000h to 1FFFFh	08000h to 0FFFFh
SA5	1	0	Х	Х	Х	20000h to 2FFFFh	10000h to 17FFFh
SA6	1	1	Х	Х	Х	30000h to 3FFFFh	18000h to 1FFFFh

■ FUNCTIONAL DESCRIPTION

Read Mode

The MBM29LV200TC/BC have two control functions which must be satisfied in order to obtain data at the outputs. $\overline{\text{CE}}$ is the power control and should be used for a device selection. $\overline{\text{OE}}$ is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (tacc) is equal to the delay from stable addresses to valid output data. The chip enable access time (tce) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins. (Assuming the addresses have been stable for at least tacc-toe time.) When reading out a data without changing addresses after power-up, it is necessary to input hardware reset or change \overline{CE} pin from "H" or "L".

Standby Mode

There are two ways to implement the standby mode on the MBM29LV200TC/BC devices, one using both the $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ pins; the other via the $\overline{\text{RESET}}$ pin only.

When using both pins, a CMOS standby mode is achieved with \overline{CE} and \overline{RESET} inputs both held at $Vcc \pm 0.3$ V. Under this condition the current consumed is less than 5 μ A. The device can be read with standard access time (tce) from either of these standby modes. During Embedded Algorithm operation, Vcc active current (lcc2) is required even \overline{CE} = "H".

When using the $\overline{\text{RESET}}$ pin only, a CMOS standby mode is achieved with $\overline{\text{RESET}}$ input held at $V_{SS} \pm 0.3 \text{ V}$ ($\overline{\text{CE}}$ = "H" or "L"). Under this condition the current is consumed is less than 5 μ A. Once the $\overline{\text{RESET}}$ pin is taken high, the device requires t_{RH} of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the $\overline{\text{OE}}$ input.

Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29LV200TC/200BC data. This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29LV200TC/200BC automatically switch themselves to low power mode when MBM29LV200TC/200BC addresses remain stably during access fine of 150 ns. It is not necessary to control \overline{CE} , \overline{WE} , and \overline{OE} on the mode. Under the mode, the current consumed is typically 1 μ A (CMOS Level).

Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically and MBM29LV200TC/200BC read-out the data for changed addresses.

Output Disable

With the \overline{OE} input at a logic high level (V_H), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the devices.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A_9 . Two identifier bytes may then be sequenced from the devices outputs by toggling address A_0 from V_{IL} to V_{IH} . All addresses are DON'T CARES except A_0 , A_1 , A_6 , and A_{-1} . (See "MBM29LV200TC/200BC Sector Protection Verify Autoselect Codes Table" in \blacksquare DEVICE BUS OPERATION.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29LV200TC/BC are erased or programmed in a system without access to high voltage on the A₃ pin. The command sequence is illustrated in "MBM29LV200TC/200BC Standard Command Definitions Table" in ■DE-VICE BUS OPERATION. (Refer to "Autoselect Command".)

Byte 0 (A₀ = V_{IL}) represents the manufacturer's code (Fujitsu = 04h) and (A₀ = V_{IH}) represents the device identifier code (MBM29LV200TC = 3Bh and MBM29LV200BC = BFh for ×8 mode; MBM29LV200TC = 223Bh and MBM29LV200BC = 22BFh for ×16 mode). These two bytes/words are given in the "MBM29LV200TC/200BC Sector Protection Verify Autoselect Codes Table" and "Expanded Autoselect Code Table" in ■DEVICE BUS OPERATION. All identifiers for manufactures and device will exhibit odd parity with DQ7 defined as the parity bit. In order to read the proper device codes when executing the autoselect, A₁ must be V_{IL}. (See "MBM29LV200TC/200BC Sector Protection Verify Autoselect Codes Table" and "Expanded Autoselect Code Table" in ■DEVICE BUS OPERATION.)

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens first. Standard microprocessor write timings are used.

Refer to ■AC CHARACTERISTICS and ■TIMING DIAGRAM.

Sector Protection

The MBM29LV200TC/BC feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 6). The sector protection feature is enabled using programming equipment at the user's site. The devices are shipped with all sectors unprotected. Alternatively, Fujitsu may program and protect sectors in the factory prior to shiping the device.

To activate this mode, the programming equipment must force V_{ID} on address pin A_{9} and control pin \overline{OE} , (suggest $V_{ID} = 11.5 \text{ V}$), $\overline{CE} = V_{IL}$, and $A_{6} = V_{IL}$. The sector addresses (A_{16} , A_{15} , A_{14} , A_{13} , and A_{12}) should be set to the sector to be protected. "Sector Address Tables (MBM29LV200TC)" and "Sector Address Tables (MBM29LV200BC)" in \blacksquare FLEXIBLE SECTOR-ERASE ARCHITECTURE define the sector address for each of the seven (7) individual sectors. Programming of the protection circuitry begins on the falling edge of the \overline{WE} pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the \overline{WE} pulse. See "(13) AC Waveforms for Sector Protection Timing Diagram" in \blacksquare TIMING DIAGRAM and "(5) Sector Protection Algorithm" in \blacksquare FLOW CHART for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH} . Scanning the sector addresses (A_{16} , A_{15} , A_{14} , A_{13} , and A_{12}) while (A_6 , A_1 , A_0) = (0, 1, 0) will produce a logical "1" code at device output DQ $_0$ for a protected sector. Otherwise the devices will read 00h for unprotected sector. In this mode, the lower order addresses, except for A_0 , A_1 , and A_6 are DON'T CARES. Address locations with $A_1 = V_{IL}$ are reserved for Autoselect manufacturer and device codes. A_{-1} requires to apply to V_{IL} on byte mode.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02h, where the higher order addresses (A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) are the desired sector address will produce a logical "1" at DQ₀ for a protected sector. See "MBM29LV200TC/200BC Sector Protection Verify Autoselect Codes Table" and "Expanded Autoselect Code Table" in ■DEVICE BUS OPERATION for Autoselect codes.

Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29LV200TC/BC devices in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the RESET pin, all the previously protected sectors will be protected again. See "(14) Temporary Sector Unprotection Timing Diagram" in ■TIMING DIAGRAM and "(6) Temporary Sector Unprotection Algorithm" in ■FLOW CHART.

RESET

Hardware Reset

The MBM29LV200TC/BC devices may be reset by driving the \overline{RESET} pin to V_{IL} . The \overline{RESET} pin has a pulse requirement and has to be kept low (V_{IL}) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode 20 μ s after the \overline{RESET} pin is driven low. Furthermore, once the \overline{RESET} pin goes high, the devices require an additional t_{RH} before it will allow read access. When the \overline{RESET} pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/ \overline{BY} output signal should be ignored during the \overline{RESET} pulse. See "(9) \overline{RESET} , RY/ \overline{BY} Timing Diagram" in \blacksquare TIMING DIAGRAM for the timing diagram. Refer to "Temporary Sector Unprotection" for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) cannot be used.

Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to the read mode. "MBM29LV200TC/200BC Standard Command Definitions Table" in ■DEVICE BUS OPERATION defines the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ7 to DQ₀ and DQ15 to DQ₀ bits are ignored.

Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits (DQ5 = 1) to read/reset mode, the read/reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to ■AC CHARACTERISTICS and ■TIMING DIAGRAM.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the command write, a read cycle from address XX00h retrieves the manufacture code of 04h. A read cycle from address XX01h for ×16(XX02h for ×8) returns the device code (MBM29LV200TC = 3Bh and MBM29LV200BC = BFh for ×8 mode; MBM29LV200TC = 223Bh and MBM29LV200BC = 22BFh for ×16 mode). (See "MBM29LV200TC/200BC Sector Protection Verify Autoselect Codes Table" and "Expanded Autoselect Code Table" in ■DEVICE BUS OPERATION.) All manufacturer and device codes will exhibit odd parity with DQ7 defined as the parity

bit. Sector state (protection or unprotection) will be informed by address XX02h for $\times 16$ (XX04h for $\times 8$). Scanning the sector addresses (A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂) while (A₆, A₁, A₀) = (0, 1, 0) will produce a logical "1" at device output DQ₀ for a protected sector. The programming verification should be perform margin mode on the protected sector. (See "MBM29LV200TC/200BC User Bus Operations Table ($\overline{BYTE} = V_{IH}$)" and "MBM29LV200TC/200BC User Bus Operations Table ($\overline{BYTE} = V_{IL}$)" in \blacksquare DEVICE BUS OPERATION.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

Byte/Word Programming

The devices are programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. The rising edge of \overline{CE} or \overline{WE} (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ_7 is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See "Hardware Sequence Flags".) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence, \overline{Data} Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

"(1) Embedded Program™ Algorithm" in ■FLOW CHART illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last $\overline{\text{WE}}$ pulse in the command sequence and terminates when the data on DQ₇ is "1" (See "Write Operation Status".) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

"(2) Embedded Erase™ Algorithm" in ■FLOW CHART illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of $\overline{\text{WE}}$, while the command (Data=30h) is latched on the rising edge of $\overline{\text{WE}}$. After time-out of 50 μ s from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on "MBM29LV200TC/200BC Standard Command Definitions Table" in DEVICE BUS OPERATION. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 µs otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 µs from the rising edge of the last \overline{WE} will initiate the execution of the Sector Erase command(s). If another falling edge of the \overline{WE} occurs within the 50 µs time-out window the timer is reset. (Monitor DQ3 to determine if the sector erase timer window is still open, see "DQ3, Sector Erase Timer".) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to "Write Operation Status" for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 6).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50 μ s time out from the rising edge of the \overline{WE} pulse for the last sector erase command pulse and terminates when the data on DQ₇ is "1" (See "Write Operation Status".) at which time the devices return to the read mode. \overline{Data} polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] × Number of Sector Erase

"(2) Embedded Erase™ Algorithm" in ■FLOW CHART illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

Erase Suspend

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20 μ s to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/ \overline{BY} output pin and the DQ $_7$ bit will be at logic "1", and DQ $_6$ will stop toggling. The user must use the address of the erasing sector for reading DQ $_6$ and DQ $_7$ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See "DQ₂ Toggle Bit II".)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erase-suspended Program operation is detected by the RY/\overline{BY} output pin, \overline{Data} polling of DQ_7 , or by the Toggle Bit I (DQ_6) which is the same as the regular Program operation. Note that DQ_7 must be read from the Program address while DQ_6 can be read from any address.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Extended Command

(1) Fast Mode

MBM29LV200TC/BC has Fast Mode function. This mode dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to "(8) Embedded ProgramTM Algorithm for Fast Mode" in FLOW CHART.) The Vcc active current is required even $\overline{CE} = V_{IH}$ during Fast Mode.

(2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0h) and data write cycles (PA/PD). (Refer to "(8) Embedded Program™ Algorithm for Fast Mode" in ■ FLOW CHART.)

(3) Extended Sector Protection

In addition to normal sector protection, the MBM29LV200TC/BC has Extended Sector Protection as extended function. This function enable to protect sector by forcing V_{ID} on \overline{RESET} pin and write a commnad sequence. Unlike conventional procedure, it is not necessary to force V_{ID} and control timing for control pins. The only \overline{RESET} pin requires V_{ID} for sector protection in this mode. The extended sector protect requires V_{ID} on \overline{RESET} pin. With this condition, the operation is initiated by writing the set-up command (60h) into the command register. Then, the sector addresses pins (A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) and (A₆, A₁, A₀) = (0, 1, 0) should be set to the sector to be protected (recommend to set V_{IL} for the other addresses pins), and write extended sector protect command (60h). A sector is typically protected in 150 μ s. To verify programming of the protection circuitry, the sector addresses pins (A₁₆, A₁₅, A₁₄, A₁₃ and A₁₂) and (A₆, A₁, A₀) = (0, 1, 0) should be set and write a command (40h). Following the command write, a logical "1" at device output DQ₀ will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector protect command (60h) again. To terminate the operation, it is necessary to set \overline{RESET} pin to V_{IH} .

Write Operation Status

Hardware Sequence Flags

		Status	DQ ₇	DQ ₆	DQ ₅	DQ ₃	DQ_2
	Embedded F	rogram Algorithm	DQ ₇	Toggle	0	0	1
	Embedded E	rase Algorithm	0	Toggle	0	1	Toggle
· ·		Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
	Erase Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ ₇	Toggle*1	0	0	1*2
	Embedded F	Program Algorithm	DQ ₇	Toggle	1	0	1
Exceeded	Embedded E	rase Algorithm	0	Toggle	1	1	N/A
Time Limits Erase Suspende Mode		Erase Suspend Program (Non-Erase Suspended Sector)	DQ ₇	Toggle	1	0	N/A

^{*1:} Performing successive read operations from any address will cause DQ6 to toggle.

Notes: • DQo and DQ1 are reserve pins for future use.

DQ₄ is Fujitsu internal use only.

DQ₇

Data Polling

The MBM29LV200TC/BC devices feature Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices will produce the complement of the data last written to DQ₇. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ₇. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ₇ output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ₇ output. The flowchart for Data Polling (DQ₇) is shown in "(3) Data Polling Algorithm" in ■FLOW CHART.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth WE pulse in the six write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased

^{*2:} Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.

and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29LV200TC/BC data pins (DQ $_7$) may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the devices are driving status information on DQ $_7$ at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ $_7$ output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ $_7$ has a valid data, the data outputs on DQ $_6$ to DQ $_0$ may be still invalid. The valid data on DQ $_7$ to DQ $_0$ will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See "Hardware Sequence Flags".)

See "(6) AC Waveforms for Data Polling during Embedded Algorithm Operations" in ■TIMING DIAGRAM for the Data Polling timing specifications and diagrams.

DQ_6

Toggle Bit I

The MBM29LV200TC/BC also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the devices will result in DQ6 toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ6 will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth \overline{WE} pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth \overline{WE} pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about $2 \mu s$ and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100 μs and then drop back into read mode, having changed none of the data.

Either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggling will cause the DQ $_6$ to toggle. In addition, an Erase Suspend/Resume command will cause the DQ $_6$ to toggle.

See "(7) AC Waveforms for Toggle Bit I during Embedded Algorithm Operations" in ■ TIMING DIAGRAM for the Toggle Bit I timing specifications and diagrams.

DQ_5

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling is the only operating function of the devices under this condition. The \overline{CE} circuit will partially power down the device under these conditions (to approximately 2 mA). The \overline{OE} and \overline{WE} pins will control the output disable functions as described in "MBM29LV200TC/200BC User Bus Operations Table ($\overline{BYTE} = V_{IL}$)" in \overline{DEVICE} BUS OPERATION.

The DQ_5 failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ_7 bit and DQ_6 never stops toggling. Once the devices have exceeded timing limits, the DQ_5 bit will indicate a "1." Please note that this is not a device failure condition since the devices were incorrectly used. If this occurs, reset the device with command sequence.

DQ₃

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ3 will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ₃ may be used to determine if the sector erase timer window is still open. If DQ₃ is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit I. If DQ₃ is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ₃ prior to and following each subsequent Sector Erase command. If DQ₃ were high on the second status check, the command may not have been accepted.

See "Hardware Sequence Flags".

DQ_2

Toggle Bit II

This toggle bit II, along with DQ6, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ_2 bit.

DQ₆ is different from DQ₂ in that DQ₆ toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ₇, is summarized as follows:

For example, DQ₂ and DQ₆ can be used together to determine if the erase-suspend-read mode is in progress. (DQ₂ toggles while DQ₆ does not.) See also "Hardware Sequence Flags" and "(15) DQ₂ vs. DQ₆" in ■TIMING DIAGRAM.

Furthermore, DQ₂ can also be used to determine which sector is being erased. When the device is in the erase mode, DQ₂ toggles if this bit is read from an erasing sector.

Mode	DQ ₇	DQ ₆	DQ ₂
Program	ŪQ ₇	Toggle	1
Erase	0	Toggle	Toggle
Erase-Suspend Read *1 (Erase-Suspended Sector)	1	1	Toggle
Erase-Suspend Program	ŪQ ₇	Toggle*1	1*2

^{*1:} Performing successive read operations from any address will cause DQ6 to toggle.

^{*2:} Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.

RY/BY

Ready/Busy

The MBM29LV200TC/BC provide a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the devices are busy with either a program or erase operation. If the output is high, the devices are ready to accept any read/write or erase operation. When the RY/BY pin is low, the devices will not accept any additional program or erase commands. If the MBM29LV200TC/BC are placed in an Erase Suspend mode, the RY/BY output will be high.

During programming, the RY/BY pin is driven low after the rising edge of the fourth WE pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth WE pulse. The RY/BY pin will indicate a busy condition during the RESET pulse. Refer to "(8) RY/BY Timing Diagram during Program/Erase Operations" and "(9) RESET, RY/BY Timing Diagram" in ■ TIMING DIAGRAM for a detailed timing diagram. The RY/BY pin is pulled high in standby mode.

Since this is an open-drain output, RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

Byte/Word Configuration

The $\overline{\text{BYTE}}$ pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29LV200TC/BC devices. When this pin is driven high, the devices operate in the word (16-bit) mode. The data is read and programmed at DQ₁₅ to DQ₀. When this pin is driven low, the devices operate in byte (8-bit) mode. Under this mode, the DQ₁₅/A₋₁ pin becomes the lowest address bit and DQ₁₄ to DQ₈ bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ₇ to DQ₀ and the DQ₁₅ to DQ₈ bits are ignored. Refer to "(10) Timing Diagram for Word Mode Configuration", "(11) Timing Diagram for Byte Mode Configuration" and "(12) $\overline{\text{BYTE}}$ Timing Diagram for Write Operations" in \blacksquare TIMING DIAGRAM for the timing diagram.

Data Protection

The MBM29LV200TC/BC are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporate several features to prevent inadvertent write cycles resulting form V_{CC} power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during $V_{\rm CC}$ power-up and power-down, a write cycle is locked out for $V_{\rm CC}$ less than 2.3 V (typically 2.4 V). If $V_{\rm CC} < V_{\rm LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the $V_{\rm CC}$ level is greater than $V_{\rm LKO}$. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when $V_{\rm CC}$ is above 2.3 V.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

Write Pulse "Glitch" Protection

Noise pulses of less than 3 ns (typical) on \overline{OE} , \overline{CE} , or \overline{WE} will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

Power-Up Write Inhibit

Power-up of the devices with $\overline{WE} = \overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ will not accept commands on the rising edge of \overline{WE} . The internal state macine is automatically reset to the read mode on power-up.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	ing	Unit
Parameter	Symbol	Min	Max	Offic
Storage Temperature	Tstg	– 55	+125	°C
Ambient Temperature with Power Applied	TA	-40	+85	°C
Voltage with respect to Ground All Pins Except A ₉ , OE, and RESET*1	VIN, VOUT	-0.5	Vcc+0.5	V
Power Supply Voltage*1	Vcc	-0.5	+5.5	V
A ₉ , \overline{OE} , and \overline{RESET}^{*2}	VIN	-0.5	+13.0	V

^{*1:} Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vcc +0.5 V. During voltage transitions, outputs may overshoot to Vcc +2.0 V for periods of up to 20 ns.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING RANGES

Parameter		Cumbal	Val	ue	Unit
		Symbol	Min	Max	Oilit
Ambient Temperature		TA	-40	+85	°C
Power Supply Voltage	MBM29LV200TC/BC- 70	Vcc	+3.0	+3.6	V
Power Supply Voltage	MBM29LV200TC/BC- 90	₩ CC	+2.7	+3.6	V

Note: Operating ranges define those limits between which the functionality of the devices are guaranteed.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.


No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

^{*2:} Minimum DC input voltage on A₉, \overline{OE} and \overline{RESET} pins are -0.5 V. During voltage transitions, A₉, \overline{OE} and \overline{RESET} pins may undershoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₉, \overline{OE} and \overline{RESET} pins are +13.0 V which may overshoot to 14.0 V for periods of up to 20 ns. Voltage difference between input voltage and supply voltage (V_{IN} - V_{CC}) do not exceed 9 V.

■ MAXIMUM OVERSHOOT/MAXIMUM UNDERSHOOT







■ DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit			
Input Leakage Current	I LI	VIN = Vss to Vcc, Vcc = Vcc	Max	-1.0	+1.0	μΑ		
Output Leakage Current	Ісо	Vout = Vss to Vcc, Vcc = Vc	cc Max	-1.0	+1.0	μΑ		
A ₉ , OE, RESET Inputs Leakage Current	Ішт	Vcc = Vcc Max, A ₉ , OE, RESET = 12.5 V		_	35	μΑ		
		$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$	Byte		22	mA		
Vcc Active Current *1	Icc ₁	f=10 MHz	Word		25	IIIA		
VCC Active Current	ICC1	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$	Byte		12	mΛ		
		f=5 MHz Word			15	mA		
Vcc Active Current*2	Icc2	CE = VIL, OE = VIH	_	35	mA			
Vcc Current (Standby)	Іссз	Vcc = Vcc Max, \overline{CE} = Vcc = \overline{RESET} = Vcc ± 0.3 V	_	5	μΑ			
Vcc Current (Standby, Reset)	Icc4	Vcc = Vcc Max, RESET = Vss ± 0.3 V	_	5	μΑ			
Vcc Current (Automatic Sleep Mode)*3	Iccs	Vcc = Vcc Max, $\overline{\text{CE}}$ = Vss ± 0.3 V, $\overline{\text{RESET}}$ = Vcc ± 0.3 V, V _{IN} = Vcc ± 0.3 V or Vss ± 0.3 V		_	5	μΑ		
Input Low Level	VIL	_		-0.5	0.6	V		
Input High Level	VIH	_		2.0	Vcc+0.3	V		
Voltage for Autoselect and Sector Protection (A ₉ , OE, RESET)*4	VID	_		11.5	12.5	V		
Output Low Voltage Level	Vol	IoL = 4.0 mA, Vcc = Vcc Mi	_	0.45	V			
Output High Voltage Lavel	V _{OH1}	loн = −2.0 mA, Vcc = Vcc Min		Іон = -2.0 mA, Vcc = Vcc Min		2.4	_	V
Output High voltage Level	VoH2 IOH = -100 μA.			Vcc-0.4	_	V		
Low Vcc Lock-Out Voltage	VLKO	_		2.3	2.5	V		

^{*1:} The loc current listed includes both the DC operating current and the frequency dependent component (at 10 MHz).

^{*2:} lcc active while Embedded Algorithm (program or erase) is in progress.

^{*3:} Automatic sleep mode enables the low power mode when address remain stable for 150 ns.

^{*4:} $(V_{ID} - V_{CC})$ do not exceed 9 V.

■ AC CHARACTERISTICS

• Read Only Operations

	e.v.	mbol						
Parameter	Эуі	mbol	Test Setup	-70		-90		Unit
	JEDEC	Standard		Min	Max	Min	Max	
Read Cycle Time	tavav	t RC	_	70	_	90	_	ns
Address to Output Delay	tavqv	tacc	CE = VIL OE = VIL	_	70	_	90	ns
Chip Enable to Output Delay	t ELQV	t ce	OE = VIL	_	70	_	90	ns
Output Enable to Output Delay	t GLQV	t oe	_	_	30		35	ns
Chip Enable to Output High-Z	t EHQZ	t DF	_	_	25		30	ns
Output Enable to Output High-Z	t GHQZ	t DF	_		25		30	ns
Output Hold Time From Addresses, CE or OE, Whichever Occurs First	taxqx	tон	_	0		0		ns
RESET Pin Low to Read Mode	_	tREADY	_	_	20	_	20	μS
CE or BYTE Switching Low or High	_	telfl telfh	_	_	5	_	5	ns


Note: Test Conditions:

Output Load: 1 TTL gate and 30 pF (MBM29LV200TC/BC-70)

1 TTL gate and 100 pF (MBM29LV200TC/BC-90)

Input rise and fall times: 5 ns Input pulse levels: 0.0 V or 3.0 V Timing measurement reference level

> Input: 1.5 V Output:1.5 V



• Write/Erase/Program Operations

Parameter	- 5VI	Symbol		MBM29LV200TC/BC					
	Cymbol		-70			-90		Unit	
	JEDEC	Standard	Min	Тур	Max	Min	Тур	Max	
Write Cycle Time	tavav	twc	70	_	_	90	_	_	ns
Address Setup Time	tavwl	tas	0	_	_	0	_	_	ns
Address Hold Time	twlax	tан	45			45			ns
Data Setup Time	tоvwн	tos	35	_	_	45	_	_	ns
Data Hold Time	twhox	tон	0	_	_	0	_	_	ns
Output Enable Setup Time	_	toes	0	_	_	0	_	_	ns
Output Enable Read		t o	0	_	_	0	_	_	ns
Hold Time Toggle and Data Polling	_	t oeh	10	_	_	10	_	_	ns
Read Recover Time Before Write	t GHWL	t GHWL	0	_	_	0	_	_	ns
Read Recover Time Before Write	tGHEL	tghel	0	_	_	0	_	_	ns
CE Setup Time	telwl	tcs	0	_	_	0	_	_	ns
WE Setup Time	twlel	tws	0	_	_	0	_	_	ns
CE Hold Time	twheh	tсн	0	_	_	0	_	_	ns
WE Hold Time	tенwн	twн	0	_	_	0	_	_	ns
Write Pulse Width	twlwh	twp	35	_		45	_	_	ns
CE Pulse Width	teleh	t CP	35	_		45	_	_	ns
Write Pulse Width High	twhwL	t wph	25	_	_	25	_	_	ns
CE Pulse Width High	tehel	tсрн	25	_	_	25	_	_	ns
Byte Programming Operation	twhwh1	twhwh1		8	_	_	8	_	μs
Sector Erase Operation*1	twhwh2	twhwh2	_	1	_		1	_	S
Vcc Setup Time	_	tvcs	50	_	_	50	_	_	μs
Rise Time to V _{ID} *2	_	tvidr	500	_	_	500	_	_	ns
Voltage Transition Time*2		t∨∟нт	4	_	_	4	_	_	μs
Write Pulse Width*2		twpp	100	_	_	100	_	_	μs
OE Setup Time to WE Active*2		toesp	4			4			μs
CE Setup Time to WE Active*2	_	tcsp	4			4			μs
Recover Time From RY/BY		t RB	0			0			ns
RESET Pulse Width		t _{RP}	500			500			ns
RESET Hold Time Before Read	_	tпн	200	_	_	200	_	_	ns
BYTE Switching Low to Output High-Z	_	t FLQZ		_	30	_	_	35	ns
BYTE Switching High to Output Active	_	t FHQV		_	70		_	90	ns
Program/Erase Valid to RY/BY Delay	_	tBUSY		_	90	_	_	90	ns
Delay Time from Embedded Output Enable	_	t EOE	_	_	70	_	_	90	ns

^{*1 :} This does not include the preprogramming time.

^{*2 :} This timing is for Sector Protection operation.

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter		Limit		Unit	Comments
Farameter	Min	Тур	Max	Offic	Comments
Sector Erase Time	_	1	10	s	Excludes programming time prior to erasure
Word Programming Time	_	16	360	μS	Excludes system-level
Byte Programming Time	_	8	300	μS	overhead
Chip Programming Time	_	2.1	6.2	s	Excludes system-level overhead
Program/Erase Cycle	100,000	_	_	cycle	_

■ PIN CAPACITANCE

1. SOP

Parameter	Symbol	Test Setup	Тур	Max	Unit
Input Capacitance	Cin	V _{IN} = 0	7.5	9	pF
Output Capacitance	Соит	Vout = 0	8	10	pF
Control Pin Capacitance	C _{IN2}	V _{IN} = 0	9.5	12.5	pF

Notes: • Test conditions T_A = +25°C, f = 1.0 MHz

2. TSOP(1)

Parameter	Symbol	Test Setup	Тур	Max	Unit
Input Capacitance	Cin	V _{IN} = 0	7.5	9	pF
Output Capacitance	Соит	V _{OUT} = 0	8	10	pF
Control Pin Capacitance	C _{IN2}	V _{IN} = 0	9.5	12.5	pF


Notes : • Test conditions $T_A = +25^{\circ}C$, f = 1.0 MHz

[•] DQ₁₅/A₋₁ pin capacitance is stipulated by output capacitance.


[•] DQ₁₅/A₋₁ pin capacitance is stipulated by output capacitance.

■ TIMING DIAGRAM


• Key to Switching Waveforms




(1) AC Waveforms for Read Operations




(2) AC Waveforms for Hardware Reset/Read Operations



(3) AC Waveforms for Alternate WE Controlled Program Operations




(4) AC Waveforms for Alternate $\overline{\text{CE}}$ Controlled Program Operations




Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at byte address.
- \overline{DQ}_7 is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.
- These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)


(5) AC Waveforms Chip/Sector Erase Operations




(6) AC Waveforms for Data Polling during Embedded Algorithm Operations




(7) AC Waveforms for Toggle Bit I during Embedded Algorithm Operations




(8) RY/BY Timing Diagram during Program/Erase Operations




(9) $\overline{\text{RESET}}$, RY/ $\overline{\text{BY}}$ Timing Diagram




(10) Timing Diagram for Word Mode Configuration




(11) Timing Diagram for Byte Mode Configuration




(12) BYTE Timing Diagram for Write Operations




(13) AC Waveforms for Sector Protection Timing Diagram




(14) Temporary Sector Unprotection Timing Diagram



(15) DQ2 vs. DQ6



(16) Extended Sector Protection Timing Diagram




■ FLOW CHART


(1) Embedded Program™ Algorithm

EMBEDDED ALGORITHMS Start Write Program Command Sequence (See below) Data Polling Device No Increment Address Last Address Yes **Programming Completed** Program Command Sequence* (Address/Command): 555h/AAh 2AAh/55h 555h/A0h Program Address/Program Data *: The sequence is applied for \times 16 mode. The addresses differ from × 8 mode.

(2) Embedded Erase™ Algorithm




(3) Data Polling Algorithm




Note: DQ_7 is rechecked even if DQ_5 = "1" because DQ_7 may change simultaneously with DQ_5 .


(4) Toggle Bit Algorithm




(5) Sector Protection Algorithm




(6) Temporary Sector Unprotection Algorithm



(7) Extended Sector Protection Algorithm




(8) Embedded Program™ Algorithm for Fast Mode




■ ORDERING INFORMATION


Part number	Package	Access Time	Sector Configuration	Remarks
MBM29LV200TC-70PF MBM29LV200TC-90PF	44-pin plastic SOP (FPT-44P-M16)	70 90	Top sector	
MBM29LV200TC-70PFTN MBM29LV200TC-90PFTN	48-pin plastic TSOP (1) (FPT-48P-M19) (Normal bend)	70 90		
MBM29LV200TC-70PFTR MBM29LV200TC-90PFTR	48-pin plastic TSOP (1) (FPT-48P-M20) (Reverse bend)	70 90		
MBM29LV200BC-70PF MBM29LV200BC-90PF	44-pin plastic SOP (FPT-44P-M16)	70 90		
MBM29LV200BC-70PFTN MBM29LV200BC-90PFTN	48-pin plastic TSOP (1) (FPT-48P-M19) (Normal bend)	70 90	Bottom sector	
MBM29LV200BC-70PFTR MBM29LV200BC-90PFTR	48-pin plastic TSOP (1) (FPT-48P-M20) (Reverse bend)	70 90		




■ PACKAGE DIMENSIONS




(Continued)




(Continued)









Revision History

Revision DS05-20865-6E (July 31, 2007)

The following comment is added.

This product has been retired and is not recommended for new designs. Availability of this document is retained for reference and historical purposes only.

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3353

Fax: +81-3-5322-3386 http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS AMERICA. INC. 1250 E. Argues Avenue, M/S 333

Sunnyvale, CA 94088-3470, U.S.A.

Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10. D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fme.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741

Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fmal.fujitsu.com/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280 Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

F0404

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

