	REVISIONS		
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
А	Redraw with changes. Converted drawing to one part-one number SMD format. Added package, outline letters Z and U. Added devices 03 and 04.	93-09-14	Michael A. Frye
В	Added case outline T. Made format changes, editorial changes throughout	93-11-19	Michael A. Frye
С	Added case outlines M, N, and 9. Editorial changes throughout.	94-06-06	Michael A. Frye
D	Changes in accordance with NOR 5962-R008-96.	95-11-03	Michael A. Frye
Е	Changes in accordance with NOR 5962-R004-97.	96-10-04	Ray Monnin
F	Update drawing to current requirements. Editorial changes throughout gap	02-02-01	Ray Monnin
G	Boilerplate update, part of 5 year review. ksr	08-05-16	Robert M. Heber
Н	Update to reflect current MIL-PRF-38535 requirements. – Ilb	16-10-20	Charles F. Saffle



		1	<u> </u>		<u> </u>		<u> </u>				·		1	·]		<u> </u>	1	<u>ا ا</u>		1
REV																				
SHEET																				
REV	Н	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н		
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32		
REV STATUS				REV	1		Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PARED	) BY														
				Ke	enneth	Rice									AND	MAR	ITIME	Ξ		
				L								CC		BUS.	OHIC	) 432	18-39	990		
STAN	IDAF	RD		CHE	CKED	BY						http:	//www	v.lanc	landn	nariti	me.dl	a.mil		
MICRO	CIRC	CUIT		Ra	ijesh Pi	ithadia														
DRA	WIN	G																		
				APPF	ROVEL	) BY														
THIS DRAWIN	G IS A	VAILA	ЗLЕ	М	ichael /	A. Frye														
FOR US	SE BY	ALL		-					MICROCIRCUIT, MEMORY, DIGITAL, CMOS 2000											
		IIS JE THE	-	DRAWING APPROVAL DATE				GATE PROGRAMMABLE LOGIC ARRAY,												
DEPARTMEN	TOF	DEFEN	SE			92-0	7-29			MO	NOLI	THIC	SILI	CON				-		
				REVI	ISION L	EVEL				SIZ	ZE	CA	GE CO	DE						
AMS	SC N/A					F	1			A	١		57268	}	I	5	962-	8994	8	
											,	SHEET		1	OF 3	12				
			-							L	-									

## 1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device types</u>. The device types identify the circuit function as follows:

Device type	Generic number	Circuit function	Toggle Speed
01	3020-50	8 x 8 2000 gate programmable array	50 MHz
02	3020-70	8 x 8 2000 gate programmable array	70 MHz
03	3020-100	8 x 8 2000 gate programmable array	100 MHz
04	3020-125	8 x 8 2000 gate programmable array	125 MHz

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non- JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outlines</u>. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	CMGA15-PN	84 <u>1</u> /	Pin grid array package
Y	See figure 1	100	Quad flat package
Z	CMGA3-PN	84 <u>1</u> /	Pin grid array package
U	CQCC1-F100	100	Unformed-lead chip carrier <u>2</u> /
T	See figure 1	100	Quad flat package
M	See figure 1	100	Quad flat package
N	See figure 1	100	Quad flat package
9	See figure 1	100	Quad flat package

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1/84 = actual number of pins used, not maximum listed in MIL-STD-1835.

 $\frac{2}{2}$  Pin 1 is the middle pin on the side with center justified identifier mark. Mark may be a notch, dot, or triangle.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89948	
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 2	

1.3 <u>Absolute maximum ratings</u> . <u>3/</u>	
Supply voltage range to ground potential ( $V_{CC}$ ) DC input voltage range Voltage applied to three-state output( $V_{TS}$ ) Lead temperature (soldering, 10 seconds) Thermal resistance, junction-to-case ( $\theta_{JC}$ ): Case outline X, Z, U, and T	-0.5 V dc to +7.0 V dc -0.5 V dc to V <sub>CC</sub> +0.5 V dc -0.5 V dc to V <sub>CC</sub> +0.5 V dc +260°C See MIL-STD-1835
Case outlines Y, N, M, 9, and 8	10°C/W 4/
Junction temperature (T)	+150°C 5/
Storage temperature range	-65°C to +150°C
1.4 <u>Recommended operating conditions</u> . $6/$	-55°C to ±125°C
Supply voltage relative to ground ( $V_{cc}$ ) Ground voltage (GND) or ( $V_{SS}$ )	+4.5 V dc minimum to +5.5 V dc maximum 0 V dc
1.5 Digital logic testing for device classes Q and V.	
Fault coverage measurement of manufacturing logic tests in accordance with MIL-PRF-38535	95 percent

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

# DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://quicksearch.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation.

## JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD 78 - IC Latch-Up Test.

(Copies of these documents are available online at <u>http://www.jedec.org</u> or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240-S, Arlington, VA 22201-2107.)

- 3/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 4/ When a thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein.
- 5/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.
- 6/ All voltage values in this drawing are with respect to Vss.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89948
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	3

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

# 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 Logic block diagrams. The block or logic diagrams shall be as specified on figure 3.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DLA Land and Maritime-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 042 (see MIL-PRF-38535, appendix A).

3.11 <u>Operational notes</u>. Additional information shall be provided by the device manufacturer (see 6.6 herein).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89948
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	4

	Т	ABLE I. Electrical performance cha	aracteristics.				
Test	Symbol	Conditions	Group A	Device	Lir	nits	Unit
		$4.5 V \le V_{CC} \le 125 °C$ unless otherwise specified	cabgroupe	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Min	Max	
High level output voltage	Vон	$    V_{CC} = 4.5 \ V, \ V_{IL} = 0.8 \ V, \\     I_{OH} = -4.0 \ mA, \ V_{IH} = 2.0 \ V $	1, 2, 3	All	3.7		V
		$\begin{split} V_{CC} &= 4.5 \text{ V and } 5.5 \text{ V}, \\ V_{IL} &= 0.9 \text{ V and } 1.1 \text{ V}, \\ V_{IH} &= 3.15 \text{ V and } 3.85 \text{ V}, \\ I_{OH} &= -4.0 \text{ mA} \end{split}$					
Low level output voltage	Vol	$V_{CC} = 5.5 \text{ V}, I_{OL} = 0.8 \text{ mA},$ $V_{IL} = 4.0 \text{ V}, V_{IH} = 2.0 \text{ V}$	1, 2, 3	All		0.4	V
		$\label{eq:Vcc} \begin{array}{l} V_{CC} = 4.5 \ V \ \text{and} \ 5.5 \ V, \\ V_{IL} = 0.9 \ V \ \text{and} \ 1.1 \ V, \\ V_{IH} = 3.15 \ V \ \text{and} \ 3.85 \ V, \\ I_{OL} = 4.0 \ \text{mA} \end{array}$					
Operating power supply	Icc	Vcc = 5.5 V <u>1</u> /	1, 2, 3	01		245	mA
current				02		250	
				03		260	
				04		270	
Quiescent power supply current	Icco	CMOS inputs, V <sub>CC</sub> = V <sub>IN</sub> = 5.5 V	1, 2, 3	All		1.0	mA
Quiescent power supply current	Icco	TTL inputs, V <sub>CC</sub> = V <sub>IN</sub> = 5.5 V	1, 2, 3	All		15	mA
Power-down supply current	ICCPD	$\frac{PWRDWN}{V_{CC}} = 0 V,$ $V_{CC} = V_{IN} = 5.5 V$	1, 2, 3	All		0.5	μA
Input leakage current	lı∟	$V_{CC}$ = 5.5 V, $V_{\text{IN}}$ = 0 V and 5.5 V	1, 2, 3	All	-20	20	μA
Output leakage current	lol	$V_{CC}$ = 5.5 V, $V_{\text{IN}}$ = 0 V and 5.5 V	1, 2, 3	All	-20	20	mA
Horizontal long line, pull-up current	I <sub>RLL</sub>	$V_{CC}$ = 5.5 V, $V_{\text{IN}}$ = 0 V and 5.5 V	1, 2, 3	All		2.5	V
High level input voltage	VIHT	TTL inputs	1, 2, 3	All	2.0		V
Low level input voltage	VILT	TTL inputs	1, 2, 3	All		0.8	V
High level input voltage	VIHC	CMOS inputs	1, 2, 3	All	0.7 Vcc		V
Low level input voltage	VILC	CMOS inputs	1, 2, 3	All		0.2 V <sub>CC</sub>	V
Power down (PWRDWN) voltage <u>2</u> /	V <sub>PD</sub>		1, 2, 3	All	3.5		V

See footnotes at end of table.

# STANDARD MICROCIRCUIT DRAWING

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

A SIZE		5962-89948			
	REVISION LEVEL H	SHEET 5			

4.5 V ≤ V <sub>CC</sub> ≤ 125°C         unless otherwise specified         See 4.4.1e         See 4.4.1e         See 4.4.1e         See 4.4.1c         Measured on 8 columns         Tested on all CLB's	4 4 7, 8A, 8B 9, 10, 11	AII AII AII AII 01 02 03	Min	Max 10 15 10 136	pF pF pF
See 4.4.1e         See 4.4.1e         See 4.4.1c         See 4.4.1c         Measured on 8 columns         Tested on all CLB's	4 4 7, 8A, 8B 9, 10, 11	AII AII AII AII 01 02 03		10 15 10 136	pF pF
See 4.4.1e See 4.4.1e See 4.4.1c Measured on 8 columns Tested on all CLB's	4 7, 8A, 8B 9, 10, 11	All All All 01 02 03		15 10 136	pF pF
See 4.4.1e See 4.4.1c Measured on 8 columns Tested on all CLB's	4 7, 8A, 8B 9, 10, 11	All All 01 02 03		10 136	pF
See 4.4.1c         Measured on 8 columns         Tested on all CLB's	7, 8A, 8B 9, 10, 11	All 01 02 03		136	ns
Measured on 8 columns Tested on all CLB's	9, 10, 11	01 02 03		136	ns
Tested on all CLB's		02 03			
Tested on all CLB's		03		87	
Tested on all CLB's				66	
Tested on all CLB's		04		52	
	9, 10, 11	01		32	ns
		02		21	
		03		18	1
		04		15	1
Tested on all CLB's	9, 10, 11	01		53	ns
		02		34	1
		03		26	]
		04		22	
Tested on all CLB's	9, 10, 11	01		35	ns
		02		23	
		03		19	
		04		15	1
Tested on all CLB's	9, 10, 11	01		73	ns
		02		53	
		03		44	1
		04		40	
One long line pull-up	9, 10, 11	01		73	ns
		02		48	]
		03		34	]
		04			-
	Tested on all CLB's         Tested on all CLB's         Tested on all CLB's         One long line pull-up	Tested on all CLB's9, 10, 11Tested on all CLB's9, 10, 11Tested on all CLB's9, 10, 11Tested on all CLB's9, 10, 11One long line pull-up9, 10, 11	Tested on all CLB's         9, 10, 11         01           02         03         04           Tested on all CLB's         9, 10, 11         01           Tested on all CLB's         9, 10, 11         01           02         03         04           Tested on all CLB's         9, 10, 11         01           02         03         04           02         03         04           02         03         04           02         03         04           04         02         03           04         04         01           02         03         04           02         03         04           01         02         03           04         04         04           01         01         02           03         04         04           02         03         04           02         03         03           03         04         02           03         03         04	Tested on all CLB's         9, 10, 11         01           02         03           04         02           03         04           04         03           04         04           05         04           04         04           05         04           06         04           01         02           03         04           02         03           03         04           02         03           04         02           03         04           04         02           03         04           04         02           03         04           04         02           03         04           04         04           05         04           06         04           07         01           08         04           09         01           02         03           03         04           03         04	Tested on all CLB's         9, 10, 11         01         53           02         34         03         26           04         02         34           03         26         04         22           Tested on all CLB's         9, 10, 11         01         35           02         23         03         19           04         15         02         23           03         19         04         15           Tested on all CLB's         9, 10, 11         01         73           02         53         03         44           04         40         40           One long line pull-up         9, 10, 11         01         73           02         48         03         34

Н

6

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

Teet	Symbol	Conditions			Device		mits	Unit
Test	Symbol	$-55^{\circ}C \le T_{C} \le +12$ $4.5 \text{ V} \le \text{V}_{CC} \le 125$	5°C su	ubgroups	type	Min	Max	Onit
Interconnect +	t <sub>B7</sub>	Other long line pull-up	g	0 10 11	01		83	ns
tcкo + tqLo +	(6)		0	, 10, 11	02		55	110
tpus + tick					03		41	
					04		35	
Interconnect +	t <sub>B8</sub>	No pull-up, lower long	9	9. 10. 11	01		47	ns
tско + tqlo +		lines		, -,	02		31	_
lio + lick					03		24	
					04		21	
Interconnect +	t <sub>B9</sub>	No pull-up, upper long	9	9, 10, 11	01		57	ns
tско + tqlo + trav + tra		lines			02		38	
					03		31	
					04		26	
Logic input to output	t <sub>ILO</sub>	See figure 4		<u>3</u> /	01		14	ns
(combinatorial)				_	02		9	
					03		7	
					04		5.5	
Reset input to output tRIO	trio			<u>3</u> /	01		15	ns
					02		8	
					03		7	
					04		6	
Reset direct width	t <sub>RPW</sub>			<u>3</u> /	01	12		ns
					02	8		
					03	7		
		-			04	6		
Master reset pin to CLB	tmrq			<u>3</u> /	01		40	ns
output (X and Y)					02		34	
					03		19	
					04		17	
K clock input to CLB	t <sub>ско</sub>			<u>3</u> /	01		12	ns
output					02		8	
					03		6	
					04		5	
See footnotes at end of tab	le.							
STA MICROCIRO	NDARD CUIT DRAV	VING	SIZE A				5962-8	39948
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		ME 3990		REVISI	ON LEVEL H		SHEET 7	

	TABLE	I. Electrical performance charact	<u>eristics</u> - Conti	nued.			
Test	Symbol	$\begin{array}{c} \text{Conditions} \\ \text{-55^{\circ}C} \leq T_{C} \leq +125^{\circ}C \\ \text{4.5 V} \leq V_{CC} \leq 125^{\circ}C \end{array}$	Group A subgroups	Device type	Lir	nits	Unit
		unless otherwise specified			Min	Max	
Clock K to the outputs	tqlo	See figure 4	3 <u>/</u>	01		25	ns
X or Y when Q is return through the function				02		13	
generations to drive X				03		10	
or Y				04		8	
K clock logic-input	t <sub>ICK</sub>		<u>3</u> /	01	12		ns
setup				02	8		
				03	7		
				04	5.5		
K clock logic-input hold	t <sub>скі</sub>		<u>3</u> /	All	1		ns
Logic input setup to K	<b>t</b> DICK		<u>3</u> /	01	8		ns
clock				02	5		
				03	4		-
				04	3		-
Logic input hold from K	t <sub>скрі</sub>		<u>3</u> /	01	6		ns
clock				02	4		-
				03	2		-
				04	1.5		-
Logic input setup to	t <sub>ECCK</sub>		<u>3</u> /	01	10		ns
enable clock				02	7		
				03	5		
				04	4.5		
Logic input hold to enable clock	tскес		<u>3</u> /	All	2.5		ns
Clock (high) <u>4</u> /	tсн		<u>3</u> /	01	9		ns
				02	5		_
				03	4		_
				04	3		
Clock (low) <u>4</u> /	tc∟		<u>3</u> /	01	9		ns
				02	7		
				03	4		
				04	3		
See footnotes at end of table	9.						
STAN MICROCIRC	IDARD UIT DRAV	VING A	E			5962-8	89948
DLA LAND A COLUMBUS, C	ND MARITIN HIO 43218-	ME 3990	REVISI	ON LEVEI H	-	SHEET 8	3

	TABLE	I. Electrical performan	ice charactei	r <u>istics</u> - Contir	nued.					
Test	Symbol	Conditions -55°C ≤ Tc ≤ +1 4.5 V < Vcc < 1	25°C 25°C	Group A subgroups	Device type	Li	mits	Unit		
		unless otherwise s	specified		•	Min	Max	-		
Pad (package pin) to	<b>t</b> PID	See figure 4		<u>3</u> /	01		10	ns		
input direct					02		6	-		
					03		4			
					04		3			
Fast (CMOS only) input	t <sub>PGCC</sub>			<u>3</u> /	01		8.5	ns		
pad through clock buffer to any CLB or					02		6.5			
IOB clock input				03,04		6	-			
I/O clock to I/O RI	tikri	-		3/	01		11	ns		
input (FF)					02		5.5			
					03		4			
					04		3			
I/O clock to I/O RI input (FF)	t <sub>iKRI</sub>			<u>3</u> /	01		11	ns		
					02		5.5	-		
					03		4	-		
					04		3			
I/O clock to pad-input setup	<b>t</b> PICK			<u>3</u> /	01	30		ns		
							02	20		-
					03	16		-		
I/O clock to pad-input hold	tikpi			<u>3</u> /	All	1.0		ns		
I/O clock to pad (fast)	tокро			<u>3</u> /	01		18	ns		
						02		13		
					03		10	-		
					04		9			
I/O clock to pad-output setup	t <sub>оок</sub>			<u>3</u> /	01	15		ns		
					02	10		-		
					03	9				
I/O clock to pad-output	tоко			<u>3</u> /	O4 All	8		ns		
See footnotes at end of table	e.	1			<u>ı                                    </u>		L	1		
STAN MICROCIRCI	IDARD UIT DRAV	VING	SIZE A				5962-8	89948		
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990			REVISI	ON LEVEL H	-	SHEET	)			

	TABLE	I. Electrical performan	ce character	r <u>istics</u> - Contir	nued.			
Test	Symbol	$\begin{array}{c} Conditions\\ -55^\circ C \leq T_C \leq +1\\ 4.5 \ V \leq V_{CC} \leq 1 \end{array}$	25°C 25°C	Group A subgroups	Device type	Lir	nits	Unit
		unless otherwise s	pecified			Min	Max	
I/O clock (high) <u>5</u> /	tіон	See figure 4		<u>3</u> /	01	9		ns
					02	5		-
					03	4		-
					04	3		
I/O clock (low) <u>5</u> /	t <sub>IDL</sub>			<u>3</u> /	01	9		ns
					02	5		
					03	4		
					04	3		
Output (enabled fast)	t <sub>OPF</sub>			<u>3</u> /	01		15	ns
to pad					02		9	
					03		6	_
					04		5	
Output (enabled slow)	tops			<u>3</u> /	01		40	ns
to pad					02		33	
					03		24	
					04		20	
hree-state to pad end tTSHZ			<u>3</u> /	01		14	ns	
high impedance (fast)					02		12	4
					03		10	_
					04		9	
Three-state to pad end	<b>t</b> TSON			<u>3</u> /	01		20	ns
high impedance (fast)					02		14	
					03		12	-
					04		11	
Master RESET to input	t <sub>RRI</sub>			<u>3</u> /	01		37	ns
RI					02		27	-
					03, 04		24	
Master RESET to output	<b>t</b> RPO			<u>3</u> /	01		55	ns
(FF)					02		33	-
					03		28	-
					04		26	
See footnotes at end of table	9.							
STAI MICROCIRC	NDARD UIT DRAV	VING	SIZE A				5962-8	89948
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		ИЕ 3990		REVISI	ON LEVEL H	-	SHEET	0

	TABLE	I. Electrical performance characte	eristics - Conti	nued.			
Test	Symbol	bol Conditions $-55^{\circ}C \le T_C \le +125^{\circ}C$ s $4.5 V \le V_{CC} \le 125^{\circ}C$		Device type	Lii	nits	Unit
		unless otherwise specified			Min	Max	
Bidirectional buffer	t <sub>BIDI</sub>		<u>3</u> /	01		4	ns
delay				02		2	
				03		1.8	
				04		1.7	
TBUF data input	t <sub>IO</sub>		<u>3</u> /	01		8	ns
output				02		5	
				03		4.7	
				04		4.5	
TBUF three-state to	t <sub>ON</sub>		<u>3</u> /	All		15	ns
output active and valid (single pull-up)				02		5	
(double pull-up)				03		4.7	
				04		4.5	
TBUF three-state to output	tpus		<u>3</u> /	01		34	ns
inactive (single pull-up)				02, 03		22	
				04		17	
TBUF three-state to output	tpup		<u>3</u> /	01		17	ns
inactive (pair of pull-up)				02,03, 04		11	

1/ Tested initially and after any design or process change that may affect this parameter and guaranteed to the limits specified in table I with the following conditions:

Global clock at 16 MHz for device type 01 and 25 MHz for device types 02, 03, and 04.

5 outputs at 5 MHz

15 outputs at 1 MHz

Alternate clock at 10 MHz

- 20 configurable logic blocks (CLB) at 5MHz
- 30 CLBs at 1 MHz
- 10 horizontal long lines at 5 MHz

10 vertical long lines at 1 MHz

- 15 inputs at 5 MHz
- 3 inputs at 10 MHz

Excessive supply current can occur as a result of internal contention during the initial phase of reconfiguration following a short interruption of  $V_{CC}$ . To avoid this excessive current, monitor the dropping of  $V_{CC}$  and immediately initiate a reconfiguration, but hold RESET active. This clears the internal configuration register in less than a millisecond, and avoids all later contentions.

- 2/ PWRDWN transitions must occur during operational V<sub>CC</sub> levels.
- 3/ Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns (t<sub>B1-9</sub>) are then used to determine the compliance of this parameter. Characterization data is taken initially and after design or process change which may affect this parameter.
- <u>4</u>/ Minimum CLOCK widths for the auxiliary buffer are 1.25 times the  $t_{CH}$  and  $t_{CL}$ .
- 5/ These parameters are for clock pulses internal to the chip. Externally applied clock, increases value by 20 percent.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89948
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	11





FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89948
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	13









DSCC FORM 223 APR 97



Case 9 – Continued.



# Case outline X and Z

Devices types	All	Devices types	All	Devices types	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A1	A9-I/0	C10	DOUT-I/O	J1	I/O
A2	A8-I/0	C11	RCLK-I/O	J2	M1-RDATA
A3	A11-I/O	D1	I/O	J5	I/O
A4	I/O	D2	I/O	J6	GND
A5	A6-I/O	D10	WRT-D1-I/O	J7	I/O
A6	A13-I/O	D11	NC	J10	DONE-PG
A7	A14-I/O	E1	I/O	J11	XTL1-I/O-BCLKIN
A8	NC	E2	I/O	K1	I/O
A9	A3-I/O	E3	I/O	K2	M2-I/O
A10	A2-I/O	E9	I/O	K3	HDC-I/O
A11	CCLK	E10	D2-I/O	K4	I/O
B1	NC	E11	CSI -I/O	K5	I/O
B2	PWRDWN	F1	I/O	K6	INIT-I/O
B3	A10-I/O	F2	I/O	K7	I/O
B4	NC	F3	Vcc	K8	I/O
B5	A12-I/O	F9	Vcc	K9	I/O
B6	A15-I/O	F10	D5-I/O	K10	MASTER RESET
B7	A4-I/O	F11	D3-I/O	K11	D7-I/O
B8	NC	G1	I/O	L1	MO-RTRIG
B9	CS2-A1-I/O	G2	I/O	L2	I/O
B10	WS -A0-I/O	G3	I/O	L3	LDC-I/O
B11	DIN-DO-I/O	G9	I/O	L4	NC
C1	I/O	G10	CS0 -I/O	L5	NC
C2	TCLKIN-I/O	G11	D4-I/O	L6	I/O
C3	INDEX PIN	H1	I/O	L7	I/O
C5	A7-I/O	H2	I/O	L8	I/O
C6	GND	H10	D6-I/O	L9	NC
C7	A5-I/O	H11	I/O	L10	NC
				L11	XT2-I/O

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89948
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 20

Device	All	Device	All	Device	All
types		types		types	
Terminal	Terminal	Terminal	Terminal	Terminal	Terminal
number	symbol	number	symbol	number	symbol
1	GND	35	NC	68	D6-I/O
2	A13	36	NC	69	NC
3	A6	37	M1- RDATA	70	NC
4	A12	38	NC	71	I/O
5	A7	39	MO-RTRIG	72	D5-I/O
6	NC	40	NC	73	
7	NC	41	M2	74	D4-I/O
8	A11	42	HDC	75	I/O
9	A8	43	I/O	76	Vcc
10	A10	44	LDC	77	D3-I/O
11	A9	45	NC	78	CSI
12	NC	46	NC	79	D2-I/O
13	NC	47	I/O	80	I/O
14	PWRDWN	48	I/O	81	NC
15	TCLKIN-I/O	49	I/O	82	NC
16	NC	50	ĪNĪT	83	D1-I/O
17	NC	51	GND	84	RCLK-RDY/BUSY
18	NC	52	I/O	85	DIN-DO-I/O
19	I/O	53	I/O	86	DOUT-I/O
20	I/O	54	I/O	87	CCLK
21	I/O	55	I/O	88	NC
22	I/O	56	I/O	89	NC
23	I/O	57	I/O	90	WS -A0
24	I/O	58	I/O	91	CS2-A1
25	I/O	59	NC	92	NC
26	Vcc	60	NC	93	A2
27	I/O	61	XTL2-I/O	9	A3
28	I/O	62	NC	95	NC
29	I/O	63	RESET	96	NC
30	I/O	64	NC	97	A15
31	I/O	65	DONE-PG	98	A4
32	I/O	66	D7-I/O	99	A14
33	I/O	67	BCLKIN-XTL1-I/O	100	A5
34	I/O				

Case outline Y, U, T, M, N, AND 9

FIGURE 2. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89948
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	21







APR 97



CONFIGURABLE LOGIC BLOCK (CLB) SWITCHING CHARACTERISTICS

FIGURE 4. Timing diagrams and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89948
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	25



# I/O BLOCK (IOB) SWITCHING CHARACTERISTICS

DSCC FORM 2234 APR 97



## 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

## 4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. Burn-in test, method 1015 of MIL-STD-883.
  - (1) The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
  - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
  - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

## 4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7, 8A, and 8B shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with method 5012 of MIL-STD-883 (see 1.5 herein).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89948
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	28

- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JESD 78 may be used for reference.
- e. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is five devices with no failures, and all input and output terminals tested.

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b.  $T_A = +125^{\circ}C$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

4.5 <u>Delta measurements for device classes Q and V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, and 9.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89948
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	29

		Subgroups (in accordance	Subo	groups
		with MIL-STD-883,	(in accor	dance with
Line	Test	method 5005, table I)	MIL-PRF-38	3535, table III)
no.	requirements	Device	Device	Device
		class M	class Q	class V
1	Interim electrical		1, 7, 9	1, 7, 9
	parameters (see 4.2)			
2	Static burn-in	Required	Required	Required
	(method 1015)			
3	Same as line 1			1*, 7* Δ
4	Dynamic burn-in	Not	Not	Not
	(method 1015)	required	required	required
5	Final electrical	1*, 2, 3, 7*,	1*, 2, 3, 7*,	1*, 2, 3, 7*,
	parameters	8A, 8B, 9, 10,	8A, 8B, 9, 10,	8A, 8B, 9,
		11	11	10, 11
6	Group A test	1, 2, 3, 4**, 7,	1, 2, 3, 4**, 7,	1, 2, 3, 4**, 7,
	requirements	8A, 8B, 9, 10,	8A, 8B, 9, 10,	8A, 8B, 9, 10,
		11	11	11
7	Group C end-point	2, 3, 7,	1, 2, 3, 7,	1, 2, 3, 7,
	electrical	8A, 8B	8A, 8B	8A, 8B, 9,
	parameters			10, 11 Δ
8	Group D end-point	2, 3,	2, 3,	2, 3,
	electrical	8A, 8B	8A, 8B	8A, 8B
	parameters			
9	Group E end-point			
	electrical	1, 7, 9	1, 7, 9	1, 7, 9
	parameters	. ,	. ,	. ,

TABLE IIA. Electrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 7/

1/ Blank spaces indicate tests are not applicable.

2/ Any or all subgroups may be combined when using high-speed testers.
3/ Subgroups 7, 8A, and 8B functional tests shall verify the truth table.

 $\underline{4}$ / \* indicates PDA applies to subgroup 1 and 7.

 $\frac{1}{2}$  /  $\frac{1}{2}$  \*\* see 4.4.1e.  $\frac{6}{2}$  /  $\Delta$  indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

<u>7/</u> See 4.4.1d.

TABLE IIB.	Delta limits at +25°C.
------------	------------------------

Parameter <u>1</u> /	Device types
	All
I <sub>CCO</sub> standby	± 300 μA
IIL, IOL	±2 nA

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta  $\boldsymbol{\Delta}$ 

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89948
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	30

#### 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

#### 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows.

RTRIG       READ TRIGGER.         M1       MODE 1.         RDATA       READ DATA.         M2       MODE 2.         HDC       LOW DURING CONFIGURATION.         LDC       LOW DURING CONFIGURATION         RESET       RESET         DONE       PROGRAM         BCLKIN       BCLKIN         XTL1       EXTERNAL CRYSTAL         CCLK       CONFIGURATION CLOCK         DOUT       DATA OUT         DIN       DATA OUT         RCKK       READ CLOCK.         RUY/BUSY       During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.         TCLKIN       INIT         NUT       DOPT         DO-D7 <th>PWRDWN</th> <th>POWER-DOWN. MODE 0.</th> <th></th> <th></th>	PWRDWN	POWER-DOWN. MODE 0.		
M1     MODE 1.       RDATA     READ DATA.       M2     MODE 2.       HDC     LOW DURING CONFIGURATION.       LDC     LOW DURING CONFIGURATION.       POR     RESET       PONE     PROGRAM       BCLKIN     EXTERNAL CRYSTAL       XTL1     EXTERNAL CRYSTAL       XTL1     EXTERNAL CRYSTAL       CCLK     CONFIGURATION CLOCK       DOUT     DATA OUT       DIN     DATA OUT       DATA OUT     DATA OUT       DIN     CAL AVUT       NS     CHIP SELECT, WRITE.       CS2     CHIP SELECT, WRITE.       CS2     CHIP SELECT, WRITE.       RDY/BUSY.     During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.       TCLKIN     INIT       DoT     DATA       A0-A15     ADDRESS       I/O     MICROCIRCUIT DRAWING       DLA LAND AND MARITIME COLUMBUS. OHIO 432218-33900       DLA LAND AND MARITIME COLUMBUS. COLUM 432218-33900	RTRIG	READ TRIGGER.		
RDATA       READ DATA.         MODC       HIGH DURING CONFIGURATION.         LDC       LOW DURING CONFIGURATION         RESET       RESET         DONE       PROGRAM         BCLKIN       BCLKIN         XTL1       EXTERNAL CRYSTAL         XTL1       EXTERNAL CRYSTAL         CCLK       CONFIGURATION CLOCK         DOUT       DATA OUT         DIN       DATA OUT         DIN       DATA OUT         DIN       DATA OUT         DIN       CALIP SELECT, WRITE.         CS2       CHIP SELECT, WRITE.         CS2       CHIP SELECT, WRITE.         CS2       CHIP SELECT, WRITE.         RCLK       READ CLOCK.         DURING DOT       DATA         A0-A15       DURING EXPONDERS         I/O       INIT         DOT       DATA         A0-A15       ADDRESS         I/O       INPUT/OUTPUT(DEDICATED).         Vcc       GROUND         SIZE       SP62-89948         DLA LAND AND MARITIME       REVISION LEVEL         QLA LAND AND MARITIME       REVISION LEVEL         QLA LAND AND MARITIME       SIZE	M1	MODE 1.		
M2     MODE 2.       HDC     HIGH DURING CONFIGURATION.       LDC     LOW DURING CONFIGURATION.       RESET     DONE       PG     PROGRAM       BCLKIN     BCLKIN       XTL1     EXTERNAL CRYSTAL       CCLK     CONFIGURATION CLOCK       DOUT     DATA OUT       DIN     DATA IN       CS0     CHIP SELECT, WRITE.       CS1     CHIP SELECT, WRITE.       CS2     CHIP SELECT, WRITE.       RCK     READ CLOCK.       RDY/BUSY.     During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.       TCLKIN     TCLKIN       INT     DUT       DOT     DATA       A0-A15     ADDRESS       I/O     MICROCIRCUIT DRAWING       MLCA LAND AND MARITIME     REVISION LEVEL       GND     GROUND	RDATA	READ DATA.		
HDC     HIGH DURING CONFIGURATION.       LDC     LOW DURING CONFIGURATION       RESET     RESET       DONE     DONE       PG     PROGRAM       BCLKIN     BCLKIN       XTL1     EXTERNAL CRYSTAL       XTL2     EXTERNAL CRYSTAL       CCLK     CONFIGURATION CLOCK       DOUT     DATA OUT       DIN     DATA OUT       DIN     DATA N       CSO     CHIP SELECT, WRITE.       CS1     CHIP SELECT, WRITE.       CS2     CHIP SELECT, WRITE.       WS     CHIP SELECT, WRITE.       RCLK     READ CLOCK.       RDY/BUSY.     During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.       TCLKIN     TCLKIN       INIT     NIT       D0-D7     DATA       A0-A15     DATA       V0     WOLD       V10     GROUND       STANDARD     A       MICROCIRCUIT DRAWING     A       DLA LAND AND MARITIME     REVISION LEVEL       COLUMBUS. COHIO 43218-33990     REVISION LEVEL	M2	MODE 2.		
LDC     LOW DURING CONFIGURATION       RESET     RESET       DONE     DONE       PG     PROGRAM       BCLKIN     BCLKIN       XTL1     EXTERNAL CRYSTAL       CCLK     CONFIGURATION CLOCK       DOUT     DATA OUT       DIN     DATA N       CS0     CHIP SELECT, WRITE.       CS2     CHIP SELECT, WRITE.       CS2     CHIP SELECT, WRITE.       CS2     CHIP SELECT, WRITE.       RCLK     READ CLOCK.       DV/PUSUSY     During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.       TCLKIN     TCLKIN       INIT     INIT       NO-D7     DATA       AD-A15     ADDRESS       I/O     HOUND       GND     GROUND       STANDARD     SIZE       MICROCIRCUT DRAWING     A       DLA LAND AND MARITIME     REVISION LEVEL       COLUMBUS. COHIO 43218.3990     REVISION LEVEL	HDC	HIGH DURING CC	NFIGURATION.	
RESET       RESET         DONE       PROGRAM         BCLKIN       BCLKIN         XTL1       EXTERNAL CRYSTAL         XTL2       EXTERNAL CRYSTAL         CCLK       CONFIGURATION CLOCK         DOUT       DATA OUT         DIN       DATA OUT         DIN       DATA IN         CSO       CHIP SELECT, WRITE.         CS2       CHIP SELECT, WRITE.         CS2       CHIP SELECT, WRITE.         CS2       CHIP SELECT, WRITE.         CS2       CHIP SELECT, WRITE.         RCX       READ CLOCK.         RDV/BUSY       During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.         TCLKIN       TCLKIN         INIT       INIT         Do-D7       DATA         A0-A15       ADDRESS         VO       INPUT/OUTPUT(DEDICATED).         VCc       GROUND         GND       GROUND         BLA LAND AND MARITIME       REVISION LEVEL         COLUMBUS. OHIO 43218-3990       REVISION LEVEL         H       31		LOW DURING CO	NFIGURATION	
DONE     DONE       PG     PROGRAM       BCLKIN     BCLKIN       XTL1     EXTERNAL CRYSTAL       CCLK     CONFIGURATION CLOCK       DOUT     DATA OUT       DIN     DATA IN       CS0     CHIP SELECT, WRITE.       CS1     CHIP SELECT, WRITE.       CS2     CHIP SELECT, WRITE.       RCLK     READ CLOCK.       DUYBUSY     During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.       TCLKIN     TCLKIN       INIT     DATA       Do-D7     DATA       A0-A15     ADDRESS       I/O     INPUT/OUTPUT/DEDICATED).       Vcc     GROUND       GND     GROUND       STANDARD     SIZE       MICROCIRCUIT DRAWING     A       DLA LAND AND MARITIME     REVISION LEVEL       COLUMBUS. OHIO 43218-3990     H	RESET	RESET		
PG     PROGRAM       BCLKIN     BCLKIN       XTL1     EXTERNAL CRYSTAL       XTL2     EXTERNAL CRYSTAL       CCLK     CONFIGURATION CLOCK       DOUT     DATA OUT       DIN     DATA OUT       DIN     DATA OUT       SS0     CHIP SELECT, WRITE.       CS2     CHIP SELECT, WRITE.       CS2     CHIP SELECT, WRITE.       WS     CHIP SELECT, WRITE.       RCLK     READ CLOCK.       RDV/BUSY     During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.       TCLKIN     TCLKIN       INIT     INIT       D-D7     DATA       A0-A15     ADDRESS       I/O     INPUT/OUTPUT(DEDICATED).       Vcc     +5.0 V SUPPLY VOLTAGE.       GND     GROUND       MICROCIRCUIT DRAWING     A       DLA LAND AND MARITIME     REVISION LEVEL       COLUMBUS, OHIO 43218-3990     REVISION LEVEL       H     31	DONE	DONE		
BCLKIN       BCLKIN         XTL1       EXTERNAL CRYSTAL         XTL2       EXTERNAL CRYSTAL         CCLK       CONFIGURATION CLOCK         DOUT       DATA OUT         DIN       DATA IN         CS0       CHIP SELECT, WRITE.         CS2       CHIP SELECT, WRITE.         RCLK       READ CLOCK.         RDV/BUSY       During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.         TCLKIN       INIT         Do-D7       DATA         A0-A15       ADDRESS         I/O       INPUT/OUTPUT(DEDICATED).         Vcc       +5.0 V SUPPLY VOLTAGE.         GND       GROUND         STANDARD       SIZE         MICROCIRCUIT DRAWING       A         DLA LAND AND MARITIME       REVISION LEVEL       SHEET         COLUMBUS, OHIO 43218-3990       REVISION LEVEL       SHEET	PG	PROGRAM		
XIL1       EXTERNAL CRYSTAL         CCLK       EXTERNAL CRYSTAL         CCLK       CONFIGURATION CLOCK         DOUT       DATA OUT         DIN       OATA IN         CSO       CHIP SELECT, WRITE.         CS2       CHIP SELECT, WRITE.         WS       CHIP SELECT, WRITE.         RCLK       READ CLOCK.         RDY/BUSY       During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.         TCLKIN       TCLKIN         INIT       INIT         Do-D7       DATA         A0-A15       ADDRESS         I/O       INPUT/OUTPUT(DEDICATED).         Vac       F5.0 V SUPPLY VOLTAGE.         GND       GROUND         SIZE       5962-89948         DLA LAND AND MARITIME       REVISION LEVEL       SHEET         COLUMBUS, OHIO 43218-3990       REVISION LEVEL       SHEET	BCLKIN	BCLKIN	<b>T</b> 4 1	
ATL2       EXTERNAL CRYSTAL         CCLK       CONFIGURATION CLOCK         DOUT       DATA OUT         DIN       DATA IN         CSO       CHIP SELECT, WRITE.         CS1       CHIP SELECT, WRITE.         CS2       CHIP SELECT, WRITE.         WS       CHIP SELECT, WRITE.         RCLK       READ CLOCK.         RDY/BUSY.       During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.         TCLKIN       TCLKIN         INIT       TOLATA         A0-A15       ADDRESS         VO       INPUT/OUTPUT(DEDICATED).         Vcc       GROUND         GND       GROUND         STANDARD       SIZE         MICROCIRCUIT DRAWING       A         DLA LAND AND MARITIME       REVISION LEVEL       SHEET         CUMBUS, OHIO 43218-33990       REVISION LEVEL       SHEET         H       31	XIL1	EXTERNAL CRYS	TAL	
CULN     CONFIGURATION CLOCK       DOUT     DATA OUT       DIN     DATA IN       CS0     CHIP SELECT, WRITE.       CS1     CHIP SELECT, WRITE.       CS2     CHIP SELECT, WRITE.       RCLK     READ CLOCK.       RDY/BUSY     During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.       TCLKIN     TCLKIN       INIT     DATA       INIT     DATA       INIT     DATA       Vac     ADARESS       I/O     INPUT/OUTPUT/UEDICATED).       Vcc     +5.0 V SUPPLY VOLTAGE.       GND     GROUND	X1L2	EXTERNAL CRYS		
DIN     DATA IN       CSO     CHIP SELECT, WRITE.       CS1     CHIP SELECT, WRITE.       CS2     CHIP SELECT, WRITE.       CS2     CHIP SELECT, WRITE.       RCK     READ CLOCK.       RDY/BUSY     During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.       TCLKIN     TCLKIN       INIT     INIT       D0-D7     DATA       A0-A15     ADDRESS       I/O     INPUT/OUTPUT(DEDICATED).       +5.0 V SUPPLY VOLTAGE.     GROUND       GND     GROUND			CLUCK	
DIN     DATA IN       CSO     CHIP SELECT, WRITE.       CS1     CHIP SELECT, WRITE.       CS2     CHIP SELECT, WRITE.       RCLK     READ CLOCK.       RDY/BUSY     During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.       TCLKIN     TCLKIN       INIT     INIT       Do-D7     DATA       A0-A15     ADDRESS       I/O     INPUT/OUTPUT/DEDICATED).       Vcc     F5.0 V SUPPLY VOLTAGE.       GND     GROUND				
CS0       CHIP SELECT, WRITE.         CS2       CHIP SELECT, WRITE.         WS       CHIP SELECT, WRITE.         RCLK       READ CLOCK.         During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.         TCLKIN       TCLKIN         INIT       INIT         Do-D7       DATA         A0-A15       ADDRESS         I/O       INPUT/OUTPUT(DEDICATED).         Vcc       +5.0 V SUPPLY VOLTAGE.         GND       GROUND         STANDARD       SIZE         DLA LAND AND MARITIME       REVISION LEVEL         COLUMBUS, OHIO 43218-38900       REVISION LEVEL         H       31			DITE	
CS2       CHIP SELECT, WRITE.         WS       CHIP SELECT, WRITE.         RCLK       READ CLOCK.         DUring peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.         TCLKIN       TCLKIN         INIT       Douring peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.         TCLKIN       INIT         INIT       DO-D7         A0-A15       ADDRESS         I/O       INPUT/OUTPUT(DEDICATED).         +5.0 V SUPPLY VOLTAGE.       GROUND         STANDARD       GROUND         MICROCIRCUIT DRAWING       A         DLA LAND AND MARITIME       REVISION LEVEL       SHEET         COLUMBUS, OHIO 43218-3390       REVISION LEVEL       SHEET	CS1	CHIP SELECT, WI		
WS     CHIP SELECT, WRITE.       RCLK     READ CLOCK.       RDY/BUSY     During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.       TCLKIN     TCLKIN       INIT     INIT       D0-D7     DATA       A0-A15     ADDRESS       I/O     INPUT/OUTPUT(DEDICATED).       Vcc     +5.0 V SUPPLY VOLTAGE.       GND     GROUND       STANDARD     GROUND       BLA LAND AND MARITIME COLUMBUS, OHIO 43218-33990     SIZE       ALALAND AND MARITIME     REVISION LEVEL       SHEET     H	CS2	CHIP SELECT, WI	RITE	
RCLK       READ CLOCK.         RDY/BUSY       During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.         TCLKIN       TCLKIN         INIT       INIT         D0-D7       DATA         A0-A15       ADDRESS         I/O       INPUT/OUTPUT(DEDICATED).         +5.0 V SUPPLY VOLTAGE.         GND       GROUND         STANDARD       SIZE         MICROCIRCUIT DRAWING       A         DLA LAND AND MARITIME       REVISION LEVEL       SHEET         COLUMBUS, OHIO 43218-3990       REVISION LEVEL       SHEET	WS	CHIP SELECT, WI	RITE	
RDY/BUSY       During peripheral parallel mode configuration, this pin indicates when the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.         TCLKIN       TCLKIN         INIT       DOT         D0-D7       DATA         A0-A15       ADDRESS         I/O       INPUT/OUTPUT(DEDICATED).         Vcc       +5.0 V SUPPLY VOLTAGE.         GND       GROUND         BLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990       SIZE         REVISION LEVEL       SHEET         H       31	RCIK	READ CLOCK.		
TCLKIN       the chip is ready for another byte of data to be written into it. After configuration is complete, this pin becomes a user programmed I/O pin.         TCLKIN       INIT         D0-D7       DATA         A0-A15       ADDRESS         I/O       INPUT/OUTPUT(DEDICATED).         Vcc       +5.0 V SUPPLY VOLTAGE.         GND       GROUND         STANDARD       GROUND         MICROCIRCUIT DRAWING       A         DLA LAND AND MARITIME       REVISION LEVEL       SHEET         COLUMBUS, OHIO 43218-3990       31	RDY/BUSY	During peripheral r	parallel mode configuration, this	pin indicates when
TCLKIN       configuration is complete, this pin becomes a user programmed I/O pin.         INIT       TCLKIN         INIT       INIT         D0-D7       DATA         A0-A15       ADDRESS         I/O       INPUT/OUTPUT(DEDICATED).         +5.0 V SUPPLY VOLTAGE.       GROUND         STANDARD       GROUND         MICROCIRCUIT DRAWING       A         DLA LAND AND MARITIME       REVISION LEVEL       SHEET         COLUMBUS, OHIO 43218-3990       31		the chip is ready for	r another byte of data to be wri	tten into it. After
TCLKIN         TCLKIN         TCLKIN           INIT         INIT           D0-D7         DATA           A0-A15         ADDRESS           I/O         INPUT/OUTPUT(DEDICATED).           Vcc         +5.0 V SUPPLY VOLTAGE.           GND         GROUND           STANDARD         GROUND           MICROCIRCUIT DRAWING         A           DLA LAND AND MARITIME         REVISION LEVEL           COLUMBUS, OHIO 43218-3990         H		configuration is con	nplete, this pin becomes a user	programmed I/O pin.
INIT         INIT           D0-D7         DATA           A0-A15         ADDRESS           I/O         INPUT/OUTPUT(DEDICATED).           V <sub>CC</sub> +5.0 V SUPPLY VOLTAGE.           GND         GROUND           STANDARD         SIZE           MICROCIRCUIT DRAWING         A           DLA LAND AND MARITIME         REVISION LEVEL           COLUMBUS, OHIO 43218-3990         31	TCLKIN	TCLKIN		1 3 1
D0-D7 DATA A0-A15	INIT	INIT		
A0-A15ADDRESS INPUT/OUTPUT(DEDICATED). V <sub>CC</sub>	D0-D7	DATA		
I/O       INPUT/OUTPUT(DEDICATED).         Vcc       +5.0 V SUPPLY VOLTAGE.         GND       GROUND         STANDARD       GROUND         MICROCIRCUIT DRAWING       A         DLA LAND AND MARITIME       REVISION LEVEL         COLUMBUS, OHIO 43218-3990       31	A0-A15	ADDRESS		
VCC GND       +5.0 V SUPPLY VOLTAGE. GROUND         STANDARD MICROCIRCUIT DRAWING       SIZE A       5962-89948         DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990       REVISION LEVEL       SHEET H	I/O	INPUT/OUTPUT(D	EDICATED).	
GND     GROUND       STANDARD     SIZE       MICROCIRCUIT DRAWING     A       DLA LAND AND MARITIME     REVISION LEVEL       COLUMBUS, OHIO 43218-3990     H	V <sub>CC</sub>	+5.0 V SUPPLY V	OLTAGE.	
STANDARD MICROCIRCUIT DRAWINGSIZE A5962-89948DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990REVISION LEVEL HSHEET 31	GND	GROUND		
STANDARD MICROCIRCUIT DRAWINGSIZE A5962-89948DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990REVISION LEVEL HSHEET 31				
STANDARD MICROCIRCUIT DRAWINGSIZE ASIZE A5962-89948DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990REVISION LEVEL HSHEET 31				
STANDARD MICROCIRCUIT DRAWINGSIZE ASIZE A5962-89948DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990REVISION LEVEL HSHEET 31				
STANDARD MICROCIRCUIT DRAWINGSIZE ASIZE A5962-89948DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990REVISION LEVEL HSHEET 31				
STANDARD MICROCIRCUIT DRAWINGSIZE A5962-89948DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990REVISION LEVEL HSHEET 31		0175		
MICROCIRCUIT DRAWING     A     3902-09940       DLA LAND AND MARITIME     REVISION LEVEL     SHEET       COLUMBUS, OHIO 43218-3990     H     31	STANDARD	SIZE		5062-80048
DLA LAND AND MARITIME REVISION LEVEL SHEET	MICROCIRCUIT DRAWING	A		JJUZ-0JJ40
COLUMBUS. OHIO 43218-3990	DLA LAND AND MARITIME			SHEET
	COLUMBUS, OHIO 43218-3990			31

6.6 Additional operating data.

- a. Power on delay is 2<sup>14</sup> cycles from the non-master mode. This provides 11 to 33 ms of wait time.
- b. Power on delay is 2<sup>16</sup> cycles for the master mode. This provides 43 to 130 ms of wait time.
- c. Clear is 375 cycles  $\pm 25$  cycles and may take as long as 250 to 750  $\mu$ s.
- d. During normal power up, V<sub>CC</sub> must rise from 2.0 V to V<sub>CC</sub> minimum in less than 10 ms. If this does not occur, configuration must be delayed by using RESET.

# 6.7 Sources of supply.

6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

## 6.8 Supersession Data.

PIN SUBSTITUTION DATA		
OLD PIN	NEW PIN	
5962-8994801XX	5962-8994801MXA	
5962-8994801YX	5962-8994801MYA	
5962-8994802XX	5962-8994802MXA	
5962-8994802YX	5962-8994802MYA	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89948
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	32

#### STANDARD MICROCIRCUIT DRAWING BULLETIN

#### DATE: 16-10-20

Approved sources of supply for SMD 5962-89948 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <a href="https://www.landandmaritimeapps.dla.mil/Programs/Smcr/">https://www.landandmaritimeapps.dla.mil/Programs/Smcr/</a>.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8994801MXA	<u>3</u> /	XC3020-50PG84B
5962-8994801MYA	<u>3</u> /	XC3020-50CQ100B
5962-8994801MTA	<u>3</u> /	XC3020-50CQ100B
5962-8994801MMA	<u>3</u> /	XC3020-50CB100B
5962-8994801MNA	<u>3</u> /	XC3020-50CB100B
5962-8994802MXA	<u>3</u> /	XC3020-70PG84B
5962-8994802MYA	<u>3</u> /	XC3020-70CQ100B
5962-8994802MTA	<u>3</u> /	XC3020-70CQ100B
5962-8994802MMA	<u>3</u> /	XC3020-70CB100B
5962-8994802MNA	<u>3</u> /	XC3020-70CB100B
5962-8994803MXC	<u>3</u> /	XC3020-100PG84B
5962-8994803MYC	<u>3</u> /	XC3020-100CQ100B
5962-8994803MTC	<u>3</u> /	XC3020-100CQ100B
5962-8994803MMC	<u>3</u> /	XC3020-100CB100B
5962-8994803MNC	<u>3</u> /	XC3020-100CB100B
	I	ſ
5962-8994801QUA	<u>3</u> /	ATT3020-50N100MQ
5962-8994801QZA	<u>3</u> /	ATT3020-50R84MQ
5962-8994801Q9A	<u>3</u> /	ATT3020-50N100MQ
5962-8994802QUA	<u>3</u> /	ATT3020-70N100MQ
5962-8994802QZA	<u>3</u> /	ATT3020-70R84MQ
5962-8994802Q9A	<u>3</u> /	ATT3020-70N100MQ
5962-8994803QUA	<u>3</u> /	ATT3020-100N100MQ
5962-8994803QZA	<u>3</u> /	ATT3020-100R84MQ
5962-8994803Q9A	<u>3</u> /	ATT3020-100N100MQ
5962-8994804QUA	<u>3</u> /	ATT3020-125N100MQ
5962-8994804QZA	<u>3</u> /	ATT3020-125R84MQ
5962-8994804Q9A	3/	ATT3020-125N100MQ

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

<u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

<u>3/</u> Not available from an approved source of supply. The last known source is listed below.

Vendor CAGE <u>number</u> Vendor name and address

68994

Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.