
								F	REVISI	ONS										
LTR					[DESCF	RIPTIO	N					DA	ATE (Y	R-MO-I	DA)		APPF	ROVED	
В	Redrawn with changes. Converted drawing to one part-one part number SMD format. Corrected art work for Y and Z packages.							SMD		92-1	11-16		M.A.	. Frye						
С	Redrawn with changes. Added devices 03 and 04. Changes to paragraph 4.2.1. Changes to table I and table IIA. Changed the max lead thickness on case outline Z.								h on		93-0)9-10		M.A	. Frye					
D		d case ghout.	outline	es U an	dT.N	lade fo	rmat ch	nanges	, editor	ial char	nges			94-0)1-27		M.A.	M.A. Frye		
Е	Char	iges in	accord	lance w	ith NO	R 5962	2-R198	-95.						95-1	10-05		M.A.	. Frye		
F	Char	iges in	accord	lance w	ith NO	R 5962	2-R005	-97.						96-1	0-04		Rayı	mond N	/Ionnin	
G	Upda	ited dra	awing to	o currei	nt requ	iremen	ıts. Edi	itorial c	hanges	s throug	hout	gap		01-1	11-09		Rayı	mond N	/Ionnin	
Н	Boile	rplate (update,	, part of	5 yeai	r reviev	v. ksr							07-0)4-27		Rob	ert M. I	leber	
J	Upda	te drav	ving to	current	: MIL-P	PRF-38	535 rec	quireme	ents I	lb				15-1	1-18		Cha	rles Sa	ffle	
REV SHEET REV	Γ.																		o Mar	30 8
· · · · ·	J 35 J	J	J	J	J	J	J	J	J	J	J	J	J	J	J	J	J	J		
SHEET	35	J 16	J 17	18	19	J 20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
SHEET REV STATUS	35 J	-	-	18 REV	19		21 J	22 J	23 J	24 J	25 J	26 J	27 J	28 J	29 J	30 J	31 J	32 J	33 J	34 J
SHEET REV STATUS OF SHEETS PMIC N/A	35 J	16	-	18 REV SHE PREI	19	20 DBY Rice	21	22	23	24	25	26 J 6	27 J 7 DLA I DLUM	28 J 8 LANC	29 J 9 ANE , OHI0	30 J 10 D MAF O 432	31 J 11 RITIM 218-3	32 J 12 E 990	33 J 13	34
SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC	35 J 15		-	18 REV SHE PREI Ko CHE	19 ET PAREE enneth	20 D BY Rice BY Pithadia	21 J 1	22 J	23 J	24 J	25 J	26 J 6	27 J 7 DLA I DLUM	28 J 8	29 J 9 ANE , OHI0	30 J 10 D MAF O 432	31 J 11 RITIM 218-3	32 J 12 E 990	33 J 13	34 J
SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWIN FOR U	35 J 15 NDAF DCIRC AWIN SE BY RTMEN VCIES (16 RD CUIT G VAILAI TS DF THE	3LE	18 REV SHE PREI Ko CHE R APPI M	19 ET PAREI enneth CKED ajesh F ROVEI ike Fry	20 D BY Rice BY Pithadia D BY re	21 J 1	22 J 2	23 J	24 J 4 MIC GA	25 J 5 ROC	26 J 6 C(http: CIRCI	27 J 7 DLA I DLUM	28 J 8 LAND IBUS w.lan	29 J 9 O ANE , OHIO dand	30 J 10 D MAF O 432 marit	31 J 11 RITIM 218-3 ime.d	32 J 12 E 990 Ila.mi	33 J 13	34 J 14
SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWIN FOR U DEPAI AND AGEN DEPARTMEN	35 J 15 NDAF DCIRC AWIN SE BY RTMEN VCIES (16 RD CUIT G VAILAI ALL TS DF THE DEFEN	3LE	18 REV SHE PREI KG CHEC R APPI M DRA	19 ET PAREE enneth CKED ajesh F ROVEI ike Fry WING	20 D BY Rice BY Pithadia D BY re APPR(91-1 LEVEL	21 J 1	22 J 2	23 J	24 J 4 MIC GA MO	25 J 5 ROC	26 J 6 CC http: CIRCI ROG ITHIC	27 J 7 DLA I DLUM	28 J BUS W.Ian MEM MAB ICON	29 J 9 O ANE , OHIO dand	30 J 10 D MAF O 43: marit	31 J 11 RITIM 218-3 ime.d	32 J 12 E 990 Ila.mi	33 J 13 DS 90	34 J 14

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	<u>Generic number</u>	Circuit function	Toggle Speed
01	3090-50	16 x 20 9000 gate programmable array	50 MHz
02	3090-70	16 x 20 9000 gate programmable array	70 MHz
03	3090-100	16 x 20 9000 gate programmable array	100 MHz
04	3090-125	16 x 20 9000 gate programmable array	125 MHz

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

 Device class
 Device requirements documentation

 M
 Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
х	CMGA8-PN	175 <u>1</u> /	Pin grid array package
Y	See figure 1	164	Quad flat package
Z	See figure 1	164	Quad flat package
U	See figure 1	164	Quad flat package
Т	See figure 1	164	Quad flat package

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1/ 175 = actual number of pins used, not maximum listed in MIL-STD-1835

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 2
DSCC FORM 2224			

1.3 Absolute maximum ratings. 2/	
Supply voltage range to ground potential (V _{CC}) DC input voltage range	
Voltage applied to three-state $output(V_{TS})$	
Lead temperature (soldering, 10 seconds) Thermal resistance, junction-to-case (θ _{JC}):	+260°C
Case outline X	See MIL-STD-1835
Case outlines Y, Z, U, T	
Junction temperature (T _J) Storage temperature range	
1.4 <u>Recommended operating conditions</u> . <u>5</u> /	
Case operating temperature $Range(T_C)$ Supply voltage relative to $ground(V_{CC})$ Ground voltage (GND)	+4.5 V dc minimum to +5.5 V dc maximum

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://quicksearch.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document forms a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation.

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD 78 - IC Latch-Up Test.

(Copies of these documents are available online at <u>http://www.jedec.org</u> or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240-S, Arlington, VA 22201-2107.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

- 2/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 3/ When a thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein.
- <u>4</u>/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.
- 5/ All voltage values in this drawing are with respect to V_{SS}.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	3

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 Logic block diagram. The logic block diagram shall be as specified on figure 3.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DLA Land and Maritime-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 042 (see MIL-PRF-38535, appendix A).

3.11 <u>Operational notes</u>. Additional information shall be provided by the device manufacturer (see 6.6 herein).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	4

	TAI	BLE I. <u>Electrical per</u>	formance char	racteristics.				
Test	Symbol	$\begin{array}{l} Conditior\\ 4.5 \ V \leq V_{CC} \leq\\ -55^{\circ}C \leq T_{C} \leq + \end{array}$	5.5 V ⊦125°C	Group A subgroups	Device type	Liı	mits	Unit
		unless otherwise	-			Min	Max	
High level output voltage	V _{OH}	$V_{CC} = 4.5 \text{ V}, V_{IL} = 0$ $I_{OH} = -4.0 \text{ mA}, V_{IH} =$		1, 2, 3	All	3.7		V
		$\begin{split} V_{CC} &= 4.5 \text{ V and } 5.5 \\ V_{IL} &= 0.9 \text{ V and } 1.1 \\ V_{IH} &= 3.5 \text{ V and } 3.8 \\ I_{OH} &= -4.0 \text{ mA} \end{split}$	V					
Low level output voltage	V _{OL}	$V_{CC} = 5.5 \text{ V}, I_{OL} = 4$ $V_{IL} = 0.8 \text{ V}, V_{IH} = 2.$		1, 2, 3	All		0.4	V
		$V_{CC} = 4.5$ V and 5.5 V _{IL} = 0.9 V and 1.1 V _{IH} = 3.5 V and 3.8 I _{OH} = 4.0 mA	V					
Operating power supply	Icc	V _{CC} = 5.5 V <u>1</u> /		1, 2, 3	01		245	mA
current	rrent				02		250	
					03		260	
					04		270	
Quiescent power supply current	I _{cco}	CMOS inputs, $V_{CC} = V_{IN} = 5.5 V$		1, 2, 3	All		3.0	mA
Quiescent power supply current	Icco	TTL inputs, V _{CC} = V _{IN} = 5.5 V		1, 2, 3	All		15	mA
Power-down supply current	ICCPD	PWR DWN = 0.0 V V _{CC} = V _{IN} = 5.5 V	,	1, 2, 3	All		2.5	mA
Input leakage current	I _{IL}	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0$ and 5.5 V) V	1, 2, 3	All	-20	20	μΑ
Output leakage current	I _{OL}	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0$ and 5.5 V) V	1, 2, 3	All	-20	20	μΑ
Horizontal long line, pull-up current	I _{RLL}	$V_{CC} = 5.5 \text{ V}, \text{ V}_{IN} = 0$ and 5.5 V) V	1, 2, 3	All		2.5	mA
High level input voltage	V _{IHT}	TTL inputs		1, 2, 3	All	2.0		V
Low level input voltage	V _{ILT}	TTL inputs		1, 2, 3	All		0.8	V
High level input voltage	VIHC	CMOS inputs		1, 2, 3	All	0.7 V _{CC}		V
Low level input voltage	V _{ILC}	CMOS inputs		1, 2, 3	All		0.2 V _{CC}	V
Power down (PWR DWN) voltage <u>2</u> /	V _{PD}	PWR DWN = 0.0 V		1, 2, 3	All	3.5		V
See footnotes at end of table.								
STAND MICROCIRCUI		NG	SIZE A				5962-8	9823
DLA LAND AND COLUMBUS, OHI				REVISIO	ON LEVEL J	-	SHEET 5	

	TABLE I.	Electrical performar	nce character	<u>ristics</u> – Contii	nued.				
Test	Symbol	$\begin{array}{c} Conditior\\ 4.5 \ V \leq V_{CC} \leq\\ -55^{\circ}C \leq T_{C} \leq - \end{array}$	5.5 V	Group A subgroups	Device type	e Limits		Unit	
		unless otherwise	specified			Min	Max		
Input capacitance except XTL1 AND XTL2	C _{IN}	See 4.4.1e		4	All		16	pF	
Input capacitance XTL1 and XTL2	C _{IN}	See 4.4.1e		4	All		20	pF	
Output capacitance	COUT	See 4.4.1e		4	All		16	pF	
Functional test		See 4.4.1c		7, 8A, 8B	All				
Interconnect + t _{PID} +	t _{B1}	Measured on 20 co	lumns	9, 10, 11	01		304	ns	
20(t _{ILO}) + t _{OP}					02		195		
					03		150		
					04		118		
t _{ско} + t _{іск} + t _{скі} +	t _{B2}	Tested on all CLB's	ested on all CLB's		01		32	ns	
interconnect					02		21		
					03		18		
					04		15		
t _{CKO} + t _{QLO} +	t _{B3}	Tested on all CLB's	sted on all CLB's 9, 10,		01		53	ns	
t _{ILO} + t _{DICK} +					02		34		
interconnect	ct				03		26		
					04		22		
t _{ILO} + t _{ECCK} +	t _{B4}	Tested on all CLB's	6	9, 10, 11	01		35	ns	
interconnect					02		23		
					03		19		
					04		17		
t _{окро} + t _{ops} -	t _{B5}	Tested on all CLB's	3	9, 10, 11	01		73	ns	
topf + tpick					02		53		
					03		44		
					04		40		
Interconnect +	t _{B6}	One long line pull-u	ıp	9, 10, 11	01		73	ns	
t_{CKO} + t_{QLO} +					02		48		
t _{PUS} + t _{ICK}					03		44	1	
					04		37		
Interconnect +	t _{B7}	Other long line pull-	-up	9, 10, 11	01		83	ns	
tcкo + tqlo +					02		55		
t _{PUS} + t _{ICK}					03		49		
					04		40		
See footnotes at end of table.									
STAND MICROCIRCUI		NG	SIZE A				5962-8	89823	
DLA LAND AND COLUMBUS, OH DSCC FORM 2234				REVISI	ON LEVEL J		SHEET 6	6	

Test	Symbol	Conditions	Group A	Device			Unit
		$4.5~V \leq V_{CC} \leq 5.5~V$	Subgroups	type	Lir	nits	
		$-55^{\circ}C \le T_{C} \le +125^{\circ}C$			Min	Max	
		unless otherwise specified	0.40.44	0.1	IVIIII		
Interconnect +	t _{B8}	No pull-up, lower long	9, 10, 11	01		47	ns
t _{СКО} + t _{QLO} + t _{IO} + t _{ICK}		lines		02		31	
ιο τ ιck				03		25	
Int			0 10 11	04		22	
Interconnect +	t _{B9}	No pull-up, upper long	9, 10, 11	01		57	ns
tско + tqlo + tick + tio		lines		02 03		38 32	
						28	
	4	See figures 4 and 5	2/	04		 14	
Logic input to output (combinational)	t _{ILO}	See figures 4 and 5 as applicable	<u>3</u> /	01 02			ns
		as applicance		02		9.0 7.0	
				03		5.5	
Popot input to output	+		<u>3</u> /	04		5.5 15	
Reset input to output	t _{RIO}		<u>-3</u> /	01		8.0	ns
				02		7.0	
				03		6.0	
Reset direct width	t _{RPW}	4	<u>3</u> /	04	12	0.0	ns
	^I RPW		<u> </u>	01	8.0		
				03	7.0		_
				00	6.0		
Master reset pin to CLB	t _{MRQ}		<u>3</u> /	01	0.0	40	ns
output (X, Y)	IVINQ		<u>o</u> ,	02		34	
				03		31	
				04		30	
K clock input to CLB	t _{ско}	1	<u>3</u> /	01		12	ns
output	-010		<u></u>	02		8.0	
·				03		6.0	
				04		5.0	
Clock K to the outputs	t _{QLO}	1	<u>3</u> /	01		25	ns
X or Y when Q is			<u></u>	02		13	
return through				03		10	
function generators to drive X or Y				04		8.0	
K clock logic-input setup	t _{ICK}]	<u>3</u> /	01	12		ns
				02	8.0		
				03	7.0		
				04	5.5		

TABLE I. <u>Electrical performance characteristics</u> – Continued.

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	7

	$4.5~V \leq V_{CC} \leq 5.5~V$		IVDE	LII	mits	1
	$-55^{\circ}C \le T_C \le +125^{\circ}C$	Subgroups	type	Min	Max	
	unless otherwise specified	21			wax	
t _{CKI}	See figures 4 and 5 as applicable	<u>3</u> /	All	1.0		ns
t _{DICK}		<u>3</u> /	01	8.0		ns
			02	5.0		
			03	4.0		
			04	3.0		
t _{CKDI}		<u>3</u> /	01	6.0		ns
			02	4.0		
			03	2.0		
			04	1.5		
t _{ECCK}		<u>3</u> /	01	10		ns
			02	7.0		
			03	5.0		
			04	4.5		
t _{CKEC}		<u>3</u> /	All	2.5		ns
Clock (high) <u>4/ 5</u> / t _{CH}	1	<u>3</u> /	01	9.0		ns
			02	5.0		
			03	4.0		
t _{c∟}		3/				ns
02		_				
teid		3/			10.0	ns
410		_				
			03			
tegcc		3/				ns
		_				
			03, 04		6.0	
t _{IKRI}		<u>3</u> /	01		11	ns
		1	02		5.5	
		1	03		4.0	
			04		3.0	
t PICK		<u>3</u> /	01	30		ns
		1	02	20		
		1	03	17		
			04	16		
).			03	17		
	•				596	2-8982
		toick tckDi tcKDi tccc tcH tcH tcH tcH tcH tcH tcH trick trick trick trick trick trick trick	tock 3/ tckpi 3/ tcck 3/ tckc 3/ tck 3/ track 3/	torck 3/ 01 1 02 03 04 3/ 01 3/ 01 02 03 04 04 3/ 01 02 03 04 04 1 02 03 04 02 03 04 02 03 04 02 03 04 02 03 04 04 04 3/ 01 02 03 04 04 3/ 01 02 03 04 04 3/ 01 02 03 04 04 3/ 01 02 03 04 04 3/ 01 02 03 04 02 03 04 02 03 04 02 03 04 02 03 04 02 03 04 04 <td>torck 3/ 01 8.0 02 5.0 03 4.0 04 3.0 02 4.0 02 4.0 02 4.0 03 2.0 04 1.5 tecox 3/ 01 10 tecox 3/ 01 10 tckec 3/ 01 10 tckec 3/ 01 9.0 tckec 3/ 01 9.0 02 5.0 03 4.0 04 3.0 1 9.0 02 5.0 03 4.0 04 3.0 1 9.0 02 5.0 03 4.0 04 3.0 1 9.0 02 5.0 03 4.0 04 3.0 1 9.0 02 0.0 03 1 04 0 0 0 04<!--</td--><td>tuck 3/ 01 8.0 0 tckDi 3/ 01 8.0 02 5.0 03 4.0 04 3.0 04 3.0 04 3.0 04 3.0 01 6.0 02 4.0 03 2.0 04 1.5 01 10 02 7.0 03 5.0 04 4.5 04 4.5 04 4.5 04 4.5 04 4.5 01 04 4.5 01 04 4.5 01 04 4.5 01 01 02 5.0 03 4.0 04 3.0 01 01 01 01 01 01 01 01 01 01 01 04 3.0 01</td></td>	torck 3/ 01 8.0 02 5.0 03 4.0 04 3.0 02 4.0 02 4.0 02 4.0 03 2.0 04 1.5 tecox 3/ 01 10 tecox 3/ 01 10 tckec 3/ 01 10 tckec 3/ 01 9.0 tckec 3/ 01 9.0 02 5.0 03 4.0 04 3.0 1 9.0 02 5.0 03 4.0 04 3.0 1 9.0 02 5.0 03 4.0 04 3.0 1 9.0 02 5.0 03 4.0 04 3.0 1 9.0 02 0.0 03 1 04 0 0 0 04 </td <td>tuck 3/ 01 8.0 0 tckDi 3/ 01 8.0 02 5.0 03 4.0 04 3.0 04 3.0 04 3.0 04 3.0 01 6.0 02 4.0 03 2.0 04 1.5 01 10 02 7.0 03 5.0 04 4.5 04 4.5 04 4.5 04 4.5 04 4.5 01 04 4.5 01 04 4.5 01 04 4.5 01 01 02 5.0 03 4.0 04 3.0 01 01 01 01 01 01 01 01 01 01 01 04 3.0 01</td>	tuck 3/ 01 8.0 0 tckDi 3/ 01 8.0 02 5.0 03 4.0 04 3.0 04 3.0 04 3.0 04 3.0 01 6.0 02 4.0 03 2.0 04 1.5 01 10 02 7.0 03 5.0 04 4.5 04 4.5 04 4.5 04 4.5 04 4.5 01 04 4.5 01 04 4.5 01 04 4.5 01 01 02 5.0 03 4.0 04 3.0 01 01 01 01 01 01 01 01 01 01 01 04 3.0 01

REVISION LEVEL

J

SHEET

8

TABLE I. <u>Electrical performance characteristics</u> – Continued.

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

/O clock to pad-input hold /O clock to pad (fast) /O clock to pad-output setup /O clock to pad-output hold /O clock (high) <u>5</u> /	t _{IKPI} t _{OKPO} t _{OOK} toko t _{IOH}	$\begin{array}{l} 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ \hline unless otherwise specified \\ \end{array}$ See figures 4 and 5 as applicable	Subgroups <u>3/</u> <u>3/</u> <u>3/</u> <u>3/</u> <u>3/</u>	type All 01 02 03 04 01 02 03 04 All	Min 1.0 15 10 9.0 8.0	Max 18 13 10 9.0	ns
/O clock to pad (fast) /O clock to pad-output setup /O clock to pad-output hold /O clock (high) <u>5</u> /	tокро tоок tоко	unless otherwise specified See figures 4 and 5	<u>3</u> / <u>3</u> /	01 02 03 04 01 02 03 04	1.0 15 10 9.0	18 13 10	ns
/O clock to pad (fast) /O clock to pad-output setup /O clock to pad-output hold /O clock (high) <u>5</u> /	tокро tоок tоко	-	<u>3</u> / <u>3</u> /	01 02 03 04 01 02 03 04	15 10 9.0	13 10	ns
/O clock to pad-output setup /O clock to pad-output hold /O clock (high) <u>5</u> /	t _{оок}	as applicable	<u>3</u> /	02 03 04 01 02 03 04	10 9.0	13 10	
/O clock to pad-output setup /O clock to pad-output hold /O clock (high) <u>5</u> /	t _{оок}		<u>3</u> /	02 03 04 01 02 03 04	10 9.0	13 10	
/O clock to pad-output hold /O clock (high) <u>5</u> /	tоко			03 04 01 02 03 04	10 9.0	10	ns
/O clock to pad-output hold /O clock (high) <u>5</u> /	tоко			04 01 02 03 04	10 9.0		ns
/O clock to pad-output hold /O clock (high) <u>5</u> /	tоко			01 02 03 04	10 9.0	0.0	ns
/O clock to pad-output hold /O clock (high) <u>5</u> /	tоко			02 03 04	10 9.0		
hold /O clock (high) <u>5</u> /			<u>3</u> /	03 04	9.0		1
hold /O clock (high) <u>5</u> /			<u>3</u> /	04			
hold /O clock (high) <u>5</u> /			<u>3</u> /				1
/O clock (high) <u>5</u> /	t _{юн}				0		ns
			<u>3</u> /	01	9.0		ns
			<u> </u>	01	5.0		
				03	4.0		1
				04	3.0		1
/O clock (low) <u>5</u> /	t _{IOL}	1	<u>3</u> /	01	9.0		ns
		-	02	5.0			
				03	4.0		1
				04	3.0		1
Output (enabled fast) to pad	out (enabled fast) to pad t _{OPF} <u>3/</u>	3/	01		15	ns	
			_	02		9.0	1
				03		6.0	1
				04		5.0	1
Output (enabled slow) to pad	t _{OPS}		<u>3</u> /	01		40	ns
				02		33	
				03		24	
				04		20	
Three-state to pad begin	t _{TSHZ}	1	<u>3</u> /	01		14	ns
high impedance (fast)				02		12	
				03		10	
				04		9.0	
Three-state to pad end	t _{TSON}		<u>3</u> /	01		20	ns
high impedance (fast)				02		14	
				03		12]
		ļ		04		11	
Master RESET to input RI	t _{RRI}		<u>3</u> /	01		37	ns
				02		33	
				03, 04		27	
See footnotes at end of table.	1		1				
STANE MICROCIRCUI		SIZE A	=			5962	2-8982
DLA LAND AN			REVIS				

J

9

TABLE I. Electrical performance characteristics - Continued.

COLUMBUS, OHIO 43218-3990


Test	Symbol	Conditions	Group A	Device	Lir	nits	Unit
		$\begin{array}{l} 4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V} \\ -55^{\circ}\text{C} \leq \text{T}_{C} \leq +125^{\circ}\text{C} \\ \text{unless otherwise specified} \end{array}$	Subgroups	type	Min	Max	
Master RESET to output	t _{RPO}	See figures 4 and 5	<u>3</u> /	01		55	ns
(FF)		as applicable		02		47	
			03		34		
				04		32	
Bidirectional buffer delay	t _{BIDI}		<u>3</u> /	01		4.0	ns
				02		2.0	
				03		1.8	
				04		1.7	
TBUF data input to output	t _{IO}		<u>3</u> /	01		8.0	ns
				02		5.0	
				03		4.7	
				04		4.5	
TBUF three-state to output active and valid (single pull-up)	t _{ON}		<u>3</u> /	All		17	ns
double pull-up						18	
TBUF three-state to	t _{PUS}		<u>3</u> /	01		46	ns
output inactive				02		38	
(single pull-up)				03		26	
				04		26	
TBUF three-state to	t _{PUF}		<u>3</u> /	01		22	ns
output inactive (pair				02		19	
of pull-ups)				03, 04		17	
specified in table I with the	he followin or device (lz locks (CLE at 5 MHz)1, and 25 MHz for devices 02, 0					

TABLE I. <u>Electrical performance characteristics</u> – Continued.


- $\frac{27}{3}$ PWRDWN transitions must occur during operational V_{CC} levels. $\frac{3}{2}$ Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns (t_{B1-9}) are then
- 2/ Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns (t_{B1-9}) are then used to determine the compliance of this parameter. Characterization data is taken initially and after any design or process change which may affect this parameter.
- <u>4</u>/ Minimum CLOCK widths for the auxiliary buffer are 1.25 times the t_{CH} and t_{CL} .
- $\overline{5}$ / These parameters are for clock pulses internal to the chip. Externally applied clock, increases value by 20 percent.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	10

Case Y ⊕.008 M C AS-BS DS ____ D ____ (SEE NOTE 4) - D1 -21 145 (SEE NOTE 4) 144 22 222 -B-E (SEE (SEE NOTE 4) NOTE 6) (SEE⁼ PIN 1 ID LOCATION] E1 (SEE NOTE 4) -B-NOTE 3) (SEE LID NOTE 3) (.850 ±.010 SQ) 62 104 63 103 \oplus .008 \bigcirc C AS-BS DS DATUM PLANE -H- (SEE NOTE 2) -C-BASE PLANE PRINCIPAL DIMENSIONS AND DATUMS (LID SIDE UP - DIE FACING UP) FIGURE 1. Case outline. SIZE **STANDARD** 5962-89823 Α **MICROCIRCUIT DRAWING** DLA LAND AND MARITIME **REVISION LEVEL** SHEET COLUMBUS, OHIO 43218-3990 11 J



Case Y



Case Y


Symbol	Inches Millimete			neters	Notes
	Min	Max	Min	Max	
Α	.125	.145	3.18	3.68	
A1	.100	.120	2.54	3.05	
A2	.060	.070	1.52	1.78	
D	1.510	1.530	38.35	38.86	4
D1	1.060	1.100	26.92	27.94	4, 5
D3	1.000	Ref.	25.40		
E	1.510	1.530	38.35	38.86	4
E1	1.060	1.100	26.92	27.94	4, 5
E3	1.000 Ref.		1.000 Ref. 25.40 Ref.		


NOTES

- 1. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 2. Datum plane -H- is located at the underside of leads, where leads exit package body.
- 3. Datum A B and -D- to be determined where center leads exit package body at datum -H-.
- 4. These dimensions are to be determined at the datum plane -H-.
- 5. Dimensions D1 and E1 define maximum ceramic body dimensions including glass protrusion and mismatch of ceramic body top and bottom.
- 6. Pin #1 identifier location. Pin #1 is the middle pin on the side with center justified. Identifier mark may be a notch, dot, or triangle.
- 7. Packages are shipped with unformed leads
- 8. Top side mark location, product mark is located on the nonlid side of package; i.e., lid side facing down. When mounted in this position, the pin out is clockwise.


FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	14





DSCC FORM 22 APR 97



Case U


Symbol	Inches		Milli	Millimeters		
	Min	Max	Min	Max		
А	.125	.145	3.18	3.68		
A1	.100	.120	2.54	3.05		
A2	.060	.070	1.52	1.78		
D	1.510	1.530	38.35	38.86	4	
D1	1.060	1.100	26.92	27.94	4, 5	
D3	1.00	0 Ref.	25.4			
E	1.510	1.530	38.35	38.86	4	
E1	1.060	1.100	26.92	27.94	4, 5	
E3	1.000 Ref.		25.40 Ref.			


NOTES

- 1. The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 2. Datum plane -H- is located at the underside of leads, where leads exit package body.
- 3. Datum A B and -D- to be determined where center leads exit package body at datum -H-.
- 4. These dimensions are to be determined at the datum plane -H-.
- 5. Dimensions D1 and E1 define maximum ceramic body dimensions including glass protrusion and mismatch of ceramic body top and bottom.
- 6. Pin #1 identifier location. Pin #1 is the middle pin on the side with center justified. Identifier mark may be a notch, dot, or triangle.
- 7. Packages are shipped with unformed leads
- 8. Top side mark location, product mark is located on the lid side of package; i.e., lid side facing up. When mounted in this position, the pin out is counterclockwise.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	18





Cases	Ζ	and	Т

Inches	mm	Inches	mm
.0010	0.025	.050	1.27
.001	0.03	.060	1.52
.002	0.05	.080	2.03
.004	0.10	.086	2.18
.005	0.13	.095	2.41
.008	0.20	.100	2.54
.010	0.25	.115	2.92
.012	0.30	.160	4.06
.0175	0.445	.200	5.08
.018	0.46	.645	16.38
.020	0.51	1.000	25.50
.021	0.53	1.130	28.70
.025	0.64	1.290	32.77
.030	0.76	1.500	38.10
.040	1.02	2.300	58.42
		2.500	63.50

NOTE: Metric equivalents are for reference only.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	21

		C	Case outline X		
Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16	NC NC I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14	A8-I/O A9-I/O GND I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	$\begin{array}{c} D15\\ D16\\ E1\\ E2\\ E3\\ E14\\ E15\\ E16\\ F1\\ F2\\ F3\\ F16\\ G1\\ G2\\ G3\\ G14\\ G16\\ H1\\ H2\\ H3\\ H14\\ H15\\ H16\\ J1\\ J2\\ J3\\ J14 \end{array}$	I/O LDC-I/O A7-I/O I/O A10-I/O HDC-I/O I/O I/O

NC = no connect

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 22

		Case	e outline X - Continued.			
Device type	All	Device type	All		Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	-	Terminal number	Terminal symbol
J15 J16 K1 K2 K3 K14 K15 K16 L1 L2 L3 L14 L15 L16 M1 M2 M14 M15 M16 N1 N2 N3 N4 N5 N6 N7	I/O I/O A5-I/O A14-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	N8 N9 N10 N11 N12 N13 N14 N15 N16 P1 P2 P3 P4 P5 P6 P7 P8 P10 P11 P12 P13 P14 P15 P16 R1	GND V _{CC} I/O I/O I/O D7-I/O GND I/O I/O A2- <u>I/</u> O AO-WS-I/O V _{CC} I/O RDY/BUSY-RCLK-I/O I/O I/O I/O I/O D3-I/O I/O I/O D3-I/O I/O I/O D3-I/O I/O I/O D4-I/O I/O I/O I/O I/O I/O I/O I/O		R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16	CCLK D0-DIN-I/O I/O D1-I/O I/O D2-I/O CS1-I/O D4-I/O CS0-I/O I/O I/O I/O I/O NC NC NC NC NC NC I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

NC = no connect

FIGURE 2. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL J	SHEET 23

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 9 20 21 22 23 24 25 26 27 28	V _{CC} A13-I/O A6-I/O I/O I/O I/O A12-I/O A7-I/O I/O I/O A11-I/O A8-I/O I/O I/O I/O A10-I/O A9-I/O V _{CC} <u>GND</u> PWRDWN TCLKIN-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	29 30 31 32 33 34 35 37 38 9 41 42 43 44 50 51 52 54 55 56	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 80 81 82 83 84	I/O I/O I/O I/O I/O M1-RDATA GND M0-RTRIG Vcc M2-I/O HDC-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O

Case outlines Y, Z, U, and T

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	24


Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111	I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	$\begin{array}{c} 112\\ 113\\ 114\\ 115\\ 116\\ 117\\ 118\\ 119\\ 120\\ 121\\ 122\\ 123\\ 124\\ 125\\ 126\\ 127\\ 128\\ 129\\ 130\\ 131\\ 132\\ 133\\ 134\\ 135\\ 136\\ 137\\ 138 \end{array}$	I/O I/O I/O D5-I/O CSO-I/O I/O I/O I/O D4-I/O I/O D4-I/O I/O D3-I/O CS1-I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O	$\begin{array}{c} 139\\ 140\\ 141\\ 142\\ 143\\ 144\\ 145\\ 146\\ 147\\ 148\\ 149\\ 150\\ 151\\ 152\\ 153\\ 154\\ 155\\ 156\\ 157\\ 158\\ 159\\ 160\\ 161\\ 162\\ 163\\ 164 \end{array}$	I/O I/O I/O D0-DIN-I/O D0UT-I/O CCLK Vcc GN <u>D</u> A0-WS-I/O A1-CS2-I/O I/O I/O A1-CS2-I/O I/O I/O A3-I/O I/O A3-I/O I/O A15-I/O A4-I/O I/O A14-I/O A5-I/O I/O GND

Case outlines Y, Z, U, and T - Continued.


FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	25


CONFIGURABLE LOGIC BLOCK (CLB)




I/O BLOCK (10B)



GENERAL LOGIC CELL ARRAY (LCA) S	SWITCHING CHARACTE	RISTICS	
PWRDWN			
V _{CC} (VALID)		V _{PD}	
NOTE: All timings except t_{TSHZ} and t_{TSON} are moutput load. For input signals, rise and amplitude = 0.0 V, and high amplitude	d fall times are less	levels with 50 pF minimum s than 6.0 ns, with low	
FIGURE 4. <u>Timing diagrams</u>	s and switching ch	aracteristics.	
STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A	REVISION LEVEL J	5962-89823 SHEET 28





SIZE

Α

REVISION LEVEL

J

5962-89823

30


SHEET

I/O BLOCK (IOB) SWITCHING CHARACTERISTICS


STANDARD

MICROCIRCUIT DRAWING DLA LAND AND MARITIME

COLUMBUS, OHIO 43218-3990



PAD





STANDARD SIZE 5962-89823 Α **MICROCIRCUIT DRAWING** DLA LAND AND MARITIME **REVISION LEVEL** SHEET COLUMBUS, OHIO 43218-3990 J 31

FIGURE 5. Load circuit.

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroups 7, 8A, and 8B tests shall consist of verifying the functionality of the device.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	32

- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JESD78 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.

TABLE IIB. Delta lin	<u>nits at +25°C</u> .
----------------------	------------------------

Parameter <u>1</u> /	Device types		
	All		
I _{CCO} standby	± 300 μΑ		
IIL, IOL	± 2 nA		

 $\underline{1}/$ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta Δ

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b. $T_A = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	33

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.1.3 Substitution data.

New DIN	
New PIN	Old PIN
5962-8982301MXA	5962-8982301XX
5962-8982301MYA	5962-8982301YX
5962-8982301MZA	5962-8982301ZX
5962-8982301MUA	not originally available
5962-8982301MTA	not originally available
5962-8982302MXA	5962-8982302XX
5962-8982302MYA	5962-8982302YX
5962-8982302MZA	5962-8982302ZX
5962-8982302MUA	not originally available
5962-8982302MTA	not originally available
5962-8982303MXA	not originally available
5962-8982303MYA	not originally available
5962-8982303MZA	not originally available
5962-8982303MUA	not originally available
5962-8982303MTA	not originally available
5962-8982304MXA	not originally available
5962-8982304MYA	not originally available
5962-8982304MZA	not originally available
5962-8982304MUA	not originally available
5962-8982304MTA	not originally available

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	34

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331 and herein:

PWRDWN	
M0	
RTRIG	
M1	-
RDATA	
M2	-
HDC	
LDC	LOW DURING CONFIGURATION
RESET	RESET
DONE	DONE
PG	PROGRAM
BCLKIN	BCLKIN
XTL1	EXTERNAL CRYSTAL
XTL2	EXTERNAL CRYSTAL
CCLK	CONFIGURATION CLOCK
DOUT	DATA OUT
DIN	DATA IN
CSO	CHIP SELECT, WRITE
CS1	CHIP SELECT, WRITE
CS2	
WS	
RCLK	
RDY/BUSY	During peripheral parallel mode configuration, this pin indicates
	when the chip is ready for another byte of data to be written
	into it. After configuration is complete, this pin becomes a user
	programmed I/O pin.
TCLKIN	
INIT	
D0-D7	
A0-A15	
I/O	
V _{CC}	
GND	

6.6 Additional operating data.

- a. Power on delay is 2¹⁴ cycles from the non-master mode. This provides 11 to 33 ms of wait time.
- b. Power on delay is 2¹⁶ cycles for the master mode. This provides 43 to 130 ms of wait time.
- c. Clear is 375 cycles ± 25 cycles and may take as long as 250 to 750 ms.
- d. During normal power up, V_{CC} must rise from 2.0 V to V_{CC} minimum in less than 10 ms. If this does not occur, configuration must be delayed by using RESET.

6.7 Sources of supply.

6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89823
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		J	35

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 15-11-18

Approved sources of supply for SMD 5962-89823 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8982301MXC	<u>3</u> /	XC3090-50PG175B
5962-8982301MYA	<u>3</u> /	XC3090-50CQ164B
5962-8982301MZC	<u>3</u> /	XC3090-50CB164B
5962-8982301MUA	<u>3</u> /	XC3090-50CQ164B
5962-8982301MTC	<u>3</u> /	XC3090-50CB164B
5962-8982301QXA	<u>3</u> /	ATT3090-50R175MQ
5962-8982301QZA	<u>3</u> /	ATT3090-50N164MQ
5962-8982302MXC	<u>3</u> /	XC3090-70PG175B
5962-8982302MYA	<u>3</u> /	XC3090-70CQ164B
5962-8982302MZC	<u>3</u> /	XC3090-70CB164B
5962-8982302MUA	<u>3</u> /	XC3090-70CQ164B
5962-8982302MTC	<u>3</u> /	XC3090-70CB164B
5962-8982302QXA	<u>3</u> /	ATT3090-70R175MQ
5962-8982302QZA	<u>3</u> /	ATT3090-70N164MQ
5962-8982303MXC	<u>3</u> /	XC3090-100PG175B
5962-8982303MYA	<u>3</u> /	XC3090-100CQ164B
5962-8982303MZC	<u>3</u> /	XC3090-100CB164B
5962-8982303MUA	<u>3</u> /	XC3090-100CQ164B
5962-8982303MTC	<u>3</u> /	XC3090-100CB164B
5962-8982303QXA	<u>3</u> /	ATT3090-100R175MQ
5962-8982303QZA	<u>3</u> /	ATT3090-100N164MQ
5962-8982304QXA	<u>3</u> /	ATT3090-125R175MQ
5962-8982304QZA	<u>3</u> /	ATT3090-125N164MQ

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply. The last known source is listed below.

Vendor CAGE <u>number</u>

Vendor name and address

68994

Xilinx, Incorporated 2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.