
								F	KEVISI	ONS										
LTR		DESCRIPTION										DA	ATE (YI	R-MO-I	DA)		APPF	ROVED		
А			e type 04. Editorial changes to pages 2, 3, 5, 6 hanges throughout.						5, 6, 7	, and 8	3.		91-0)3-22		Mich	nael A	. Frye		
В	Add o	device	type (ype 05. Format update, editorial change throughout.									95-10-16			Michael A. Frye				
С	Chan	Change in accordance with NOR 5962-R002-97									96-1	0-04		Ray	Monn	in				
D	Upda	ted bo	iler pla	ate for	5 yea	r revie	w – Ih							11-0)7-25		Cha	rles F	. Saffle)
E	Upda	te to re	eflect	curren	t MIL-I	PRF-3	8535 I	equire	emente	s Ilb				18-0)2-22		Cha	rles F	. Saffle	•
										I		I	I	I	I					
REV																				
REV SHEET REV	E	E																		
SHEET	E 15	E 16	E 17																	
SHEET REV	15			REV			E	E	E	E	E	E	E	E	E	E	E			E
SHEET REV SHEET	15			REV			E 1	E 2	E 3	E 4	E 5	E	E 7	E 8	E 9	E 10	E 11		E 13	E 14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15 S	16		SHE	ET PARED) BY Reusing	1					6	7 DLA I	8 LAND	9 AND	10 MAF	11 RITIM	12 E		
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR		16 RD CUIT		SHE PRE Cr CHE	ET PARED	Reusing BY	1					6 CC	7	8 LAND	9 AND , OHI0	10 MAF O 432	11 RITIM 218-3	12 E 990	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR DR		16 RD CUIT G	17	SHE PRE Cr CHE Ra APPI	ET PARED narles F CKED	Reusing BY nin D BY	1			4 MIC	5 CROC	6 CC http: CIRCI	7 DLA I DLUM	8 IBUS, w.dla	9 • AND • OHIO • .mil/la	10 D MAF D 432 andar	11 RITIM 218-3 ndma	12 E 990 ritime	13	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR DR THIS DRAW FOR U DEP/ AND AGE	15 S ANDAF OCIRC AWING ING IS A USE BY ARTMEN ENCIES (16 RD CUIT G VAILAE ALL TS DF THE	3LE	SHE PRE Cr CHE Ra APPI Mi	ET PAREE narles F CKED ay Moni ROVEE chael F	Reusing BY nin D BY Frye APPRC	1	2		4 MIC CM	5 CROC	6 CC http: CIRCI	7 DLA I DLUM ://www UIT, I GRAN	8 IBUS w.dla	9 AND , OHI .mil/la	10 D MAF D 432 andar	11 RITIM 218-3 ndma	12 E 990 ritime	13	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR DR THIS DRAW FOR U	15 S ANDAF OCIRC AWING ING IS A USE BY ARTMEN ENCIES (16 RD CUIT G VAILAE ALL TS DF THE	3LE	SHE PRE Cr CHE Ra APPI Mi DRA	ET PARED aarles F CKED ay Moni ROVED chael F WING	Reusing BY nin D BY Frye APPRC	1 3 DVAL D 1-15	2		4 MIC CM MO	5 CROC	6 CC http: CIRCI PROCI ITHIC	7 DLA I DLUM ://www UIT, I GRAN	8 IBUS w.dla WEM MMAI	9 AND , OHI .mil/la	10 D MAF D 432 andar	11 RITIM 218-3 ndma	12 E 990 ritime	13	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR DR THIS DRAW FOR U DEPA AND AGE DEPARTME	15 S ANDAF OCIRC AWING ING IS A USE BY ARTMEN ENCIES (16 RD CUIT G VAILAE ALL TS DF THE DEFEN	3LE	SHE PRE Cr CHE Ra APPI Mi DRA	ET PARED aarles F CKED ay Moni ROVED chael F WING	Reusing BY nin D BY Frye APPRC 89-1 LEVEL	1 3 DVAL D 1-15	2		4 MIC CM MO	5 CROC OS, I NOL	6 CC http: CIRCI PROC ITHIC	7 DLA I DLUM (//www UIT, I GRAN C SILI	8 IBUS w.dla MEM MMAI ICON	9 AND , OHI .mil/la	10 0 MAF 0 432 andar , DIG LOGI	11 RITIM 218-3 ndma	12 E 990 ritime	13 RRA	14

1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 -	-	Test Method Standard Microcircuits.
MIL-STD-1835 -	-	Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://quicksearch.dla.mil/</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094).

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used. This drawing has been modified to allow the manufacturer to use the alternate die/fabrication requirements of paragraph A.3.2.2 of MIL-PRF-38535 or other alternative approved by the qualifying activity.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 Logic block diagrams. The truth table(s) shall be as specified on figure 2.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full (case or ambient) operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88638
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	3

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used. For product built in accordance with A.3.2.2 of MIL-PRF-38535, or as modified in the manufacturer's QM plan, the "QD" certification mark shall be used in place of the "Q" or "QML" certification mark.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change</u>. Notification of change to DLA Land and Maritime-VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88638
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 4

	TA	ABLE I. Electrical performance	characteristics	<u>.</u>			
Test	Symbol	Conditions	Group A	Device	Li	mits	Unit
		$4.5 V \le V_{CC} \le 5.5 V$ -55°C $\le T_C \le +125°C$ unless otherwise specified	subgroups	type	Min	Max	
High level output voltage	Vон	$V_{CC} = 4.5 \text{ V}, I_{OH} = -4.0 \text{ mA},$ $V_{IN} = V_{IHC} \text{ minimum},$ $V_{IHT} \text{ minimum or } V_{ILC}$ maximum, $V_{ILT} \text{ maximum}$	1, 2, 3	All	3.7		
Low level output voltage	V _{OL}	$\label{eq:Vcc} \begin{array}{l} V_{CC}=5.5 \ V, \ I_{OL}=4.0 \ mA, \\ V_{IN}=V_{IHC} \ minimum, \\ V_{IHT} \ minimum \ or \ V_{ILC} \\ maximum, \\ V_{ILT} \ maximum \end{array}$	1, 2, 3	All		0.4	- V
Quiescent power supply current	Icco	$V_{CC} = V_{IN} = 5.5 \text{ V} \qquad \frac{\text{CMOS}}{\text{TTL}}$	1, 2, 3	All		10 15	mA
Power-down supply current	ICCPD	$\frac{V_{CC} = V_{IN} = 5.5 \text{ V},}{\text{PWRDWN} = 0 \text{ V}}$	1, 2, 3	All		0.5	
Power-down supply voltage	V _{PD}	PWRDWN = 0 V see figure 3	1, 2, 3	All	3.5		V
Input leakage current	lı.	$V_{IN} = 0 V \text{ and } 5.5 V,$ $V_{CC} = 5.5 V$	1, 2, 3	All	-10	+10	
Output leakage current	loz	$V_{IN} = 0 V$ and 5.5 V, $V_{CC} = 5.5 V$ with no lead	1, 2, 3	All	-10	+10	μA
High level input voltage TTL	VIHT	,	1, 2, 3	All	2		
Low level input voltage TTL	VILT	<u> </u> ,	1, 2, 3	All		0.8	1
High level input voltage CMOS	VIHC	,	1, 2, 3	All	0.7 Vcc		v
Low level input voltage CMOS	VILC		1, 2, 3	All		0.2 Vcc	
Input capacitance except XTL1 and XTL2	C _{IN}	See 4.3.1c	4	All		10	
Input capacitance XTL1 and XTL2	CIN	See 4.3.1c	4	All		15	pF
Output capacitance	Соит	See 4.3.1c	4	All	í	10	
Function test	FT	See 4.3.1d	7, 8A, 8B	All	I		I
		· · · · · · · · · · · · · · · · · · ·		02	1	238	1
Interconnect + tPID + tOPS +	t _{B1}	· · · · · · · · · · · · · · · · · · ·	9, 10, 11	03	Ĺ	178	j
10(ti∟o)	(B1		9, 10, 11	04	j	119	1
		Measured on 10 columns		05	<u> </u>	86	ns
	Í	See figure 3	Ĺ.	02	1	288	1
Interconnect + 10(t _{ITO}) + t _{OPS}	t _{B2}		9, 10, 11	03	1	228	1
	'D2		0, 10, 11	04	1	159	4
	<u> </u>	'		05	L	115	<u> </u>

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88638
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	5

	TABLE I.	Electrical performance charac	<u>cteristics</u> – Cor	ntinued.			
Test	Symbol	Conditions $4.5 V \le V_{CC} \le 5.5 V$ $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ unless otherwise specified	Group A subgroups	Device type	Li	mits	Unit
					Min	Max	
				02		410	
Interconnect + t _{PID} + t _{OPS}	too	Measured on 10 columns	9, 10, 11	03		302	
+10(t _{ITO}) + 10(t _{QLO})	t _{B3}	See figure 3	9, 10, 11	04		217	
				05		172	
				02		85	
Tested on all CLBs with tick	t _{B4}		9, 10, 11	03		62	
+ interconnect + t _{CKO} + 2t _{ILO}	•D4		0, 10, 11	04		42	
				05		33	
				02		66	
Tested on all CLBs with tici	t _{B5}	See figure 3	9, 10, 11	03		49	
+ interconnect + tcio + tiLo	(05)	000.19.100	0, 10, 11	04		38	
				05		26.5	
Tested on all CLBs with t _{ICC}				02		90	
+ interconnect + t_{CCO} +	t _{B6}		9, 10, 11	03		67	
2(t _{ILO})			-, -,	04		41	
				05		31	
		Measured on 10 rows.		02		318	
Interconnect + t _{CKO} + t _{IHCK} +	t _{B7}	See figure 3.	9, 10, 11	03 04		269	
t _{скін}		dee ligure 5.		04		183 128	
				03		274	
3tPID + interconnect + tPL +	t _{B8}	Tested on all IOBs	9, 10, 11	02		141	
t _{LI} + 4 (t _{OPS})	LDO	See figure 3.	3, 10, 11	03		32.5	
tPL + tLI + tOPS + interconnect	t _{B9}		9, 10, 11	05		32.5	
			0, 10, 11	02		20	ns
Logic input to output				03		15	
(combinatorial)	ti∟o		<u>1</u> /	04		10	
				05		7.5	
				02		25	
Logic input to output	t _{ITO}		<u>1</u> /	03		20	
(transparent-latch)	410		<u></u>	04		14	
		See figure 3		05		10	
Logic input to output				02		13	
(additional for Q through F)	tqlo		<u>1</u> /	03		8	
				04, 05		6	
				02		20	
K clock to output	tско		<u>1</u> /	03 04		15 10.5	
				04		7	
				02	12	,	
				02	8	1	
K clock logic-input setup	tick		<u>1</u> /	00	7	1	
				05	6	1	
K clock logic-input hold	tскı		1/	All	2		
				02		25	
C clock to output	ta		1/	03		19	
C clock to output	tcco		<u>1</u> /	04		13	
				05		9	
See footnotes at end of table.							

TABLE I. Electrical performance characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88638
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 6

Test	Symbol	Conditions 4.5 V \leq V _{CC} \leq 5.5 V	Group A subgroups	Device type	Li	mits	Unit
		$-55^{\circ}C \le T_{C} \le +125^{\circ}C$ unless otherwise specified	Subgroups	ιγρο			
					Min	Max	
				02	12	1119473	
				03	9		
C clock logic-input setup	ticc		<u>1</u> /	04	6		
				05	5		
				02	6		
C clock logic-input hold	tcci		<u>1</u> /	03, 04	2		
				05	1		
				02		37	
Logic input to G clock to	taia		1/	03		27	
output	tcio		<u>1</u> /	04		20	
				05		13	
				02	6		
Logic input to G clock logic-	tici		<u>1</u> /	03	4	_	
input setup			<u></u>	04	3	-	
				05	2		
				02	9	_	
Logic input to G clock logic-	tcii		<u>1</u> /	03	5		
input hold			_	04	4		
				05 02	3	25	ns
Set/reset direct input A or D				02		23	115
to out	t RIO		<u>1</u> /	03		16	
				05		10	
				02		37	
Set/reset direct through F or				03		28	
G to out	trlo		<u>1</u> /	04		21	
				05		14	
				02		55	
Set/reset direct master reset	t _{MRQ}		<u>1</u> /	03		45	
pin to out	- WII (G		<u></u>	04		40	
				05	47	17	
				02	17	-	
Set/reset direct separation	t _{RS}		<u>1</u> /	03	9	-	
of set/reset				04 05	7 6		
				03	12		
Set/reset direct set/reset				02	9	1	
pulse-width	t _{RPW}		<u>1</u> /	00	7	1	
				05	6	1	
				02	33		
Flip-flop toggle rate Q	Four		1/	03	50]	MHz
through F to flip-flop	Fс∟к		<u>1</u> /	04	70		
				05	100		
				02	12		
Clock high	tсн	See note <u>2</u> /	<u>1</u> /	03	8		ns
	-511			04	7	-	
				05	5		

TABLE I. <u>Electrical performance characteristics</u> – Continued.

See footnotes at end of able.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88638
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	7

Test	Symbol	$\begin{array}{l} \text{Conditions} \\ \text{4.5 V} \leq V_{CC} \leq 5.5 \text{ V} \\ \text{-55^{\circ}C} \leq T_{C} \leq +125^{\circ}C \end{array}$	Group A subgroups	Device type	Li	mits	Unit
		unless otherwise specified					
					Min	Max	
				02	12	_	
Clock low	tc∟	See note <u>2</u> /	<u>1</u> /	03	8	-	
			_	04	7		
				05	5		
				02		12	
Pad (package pin) to input	t _{PID}		<u>1</u> /	03		8	
direct			_	04		6	
				05		4	
				02		20	
I/O clock to input (storage)	t _{LI}		<u>1/</u>	03		15	
1				04		11	
				05	10	8	
				02	12	4	
I/O clock to pad-input setup	t _{PL}		<u>1</u> /	03	8	-	
			_	04	6	_	
				05	4		
				02	12		
I/O clock to pad-input setup	tPL		<u>1</u> /	03	8		
				04	6		
				05	4		
I/O clock to pad-input hold	tlp		<u>1</u> /	All	0		
				02	12		ns
				03	9		
I/O clock pulse width	t _{LW}		<u>1</u> /	04	7		
				05	5		
				02	-	15	
				03		12	
Output (enable) to pad	top		<u>1</u> /	04		9	
				05		7	
				02		25	
Three-state to pad begin hi-			47	03		20	
Z	tтнz		<u>1</u> /	04		15	
				05		11	
				02		25	
Three state to ned and him	t		47	03		20	
Three-state to pad end hi-z	t ton		<u>1</u> /	04		16	
				05		13	
				02		40	
	+ _		47	03		30	
RESET to input (storage)	t _{RI}		<u>1</u> /	04		26	
				05		17	
				02	35		
RESET to input clock	+		1/	03	25		
	t _{RC}		<u>1</u> /	04	20]	
				05	14		

TABLE I. <u>Electrical performance characteristics</u> – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88638
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	8

TABLE I. Electrical performance characteristics - Continued.


- <u>1</u>/ Parameter is not directly tested. Devices are first 100 percent functionally tested. Benchmark patterns (t_{B1-8}) are then used to determine the compliance of this parameter. Characterization data is taken initially and after any design or process change which may affect this parameter.
- $\underline{2}$ / Minimum CLOCK widths for the auxiliary buffer are 1.25 times the t_{CH}, t_{CL}.


		_			<u> </u>	
All			All			All
Terminal		Terminal			Terminal	Terminal
symbol		number	symbol		number	symbol
A9-I/O		D1	I/O		K1	I/O
A8-I/O		D2			K2	M2-I/O
A11-I/O		D10	WRT-D1-I/O		K3	HDC-I/O
A12-I/O		D11	I/O		K4	I/O
I/O		E1	I/O		K5	I/O
A13-I/O		E2	I/O		K6	I/O
I/O		E3	I/O		K7	I/O
A4-I/O		E9	I/O		K8	I/O
A3-I/O		E10	I/O		K9	D6-I/O
A2-I/O		E11	CS2-D2-I/O		K10	RESET
CCLK		F1	I/O		K11	XTL1 or I/O
I/O		F2	I/O		L1	MO-RTRIG
PWRDWN		F3			L2	I/O
A10-I/O					L3	LDC-I/O
A7-I/O		F10	I/O		L4	I/O
I/O		F11	I/O		L5	I/O
A14-I/O		G1	I/O		L6	I/O
I/O		G2	I/O		L7	I/O
A15-I/O			I/O			I/O
A1-I/O			CS1-D3- I/O		L9	I/O
A0-I/O					L10	D7-I/O
DIN-DO-I/O					L11	XT2 or I/O
INDEX PIN		H10	D5- I/O			
A6-I/O		H11				
GND		J1				
••••		-				
DOUT-I/O						
		J11	1/0			
	A9-I/O A8-I/O A11-I/O A12-I/O I/O A13-I/O I/O A4-I/O A3-I/O A3-I/O A2-I/O CCLK I/O PWRDWN A10-I/O CCLK I/O PWRDWN A10-I/O A1-I/O I/O A14-I/O I/O A15-I/O DIN-DO-I/O I/O INDEX PIN A6-I/O GND A5-I/O	Terminal symbol A9-I/O A8-I/O A11-I/O A11-I/O A11-I/O A12-I/O I/O A13-I/O I/O A13-I/O I/O A4-I/O A3-I/O A3-I/O A3-I/O A1-I/O I/O A1-I/O I/O A10-I/O A7-I/O I/O A14-I/O I/O A15-I/O A0-I/O DIN-DO-I/O I/O I/O I/O A6-I/O GND A5-I/O DOUT-I/O	type Terminal symbol Terminal number A9-I/O D1 A8-I/O D2 A11-I/O D10 A12-I/O D11 I/O E1 A13-I/O E2 I/O E3 A4-I/O E9 A3-I/O E10 A2-I/O E11 CCLK F1 I/O F2 PWRDWN F3 A10-I/O F9 A7-I/O F10 I/O G1 I/O G2 A15-I/O G3 A1-I/O G1 I/O G10 I/O G10 I/O G10 I/O H1 I/O H1 I/O G10 I/O H1 I/O H1 A1-I/O G10 DIN-DO-I/O G11 I/O H2 INDEX PIN H10<	type Terminal symbol Terminal number Terminal symbol A9-I/O D1 I/O A9-I/O D1 I/O A8-I/O D2 I/O A11-I/O D10 WRT-D1-I/O A12-I/O D11 I/O A13-I/O E2 I/O A13-I/O E2 I/O A4-I/O E9 I/O A3-I/O E10 I/O A3-I/O E11 CS2-D2-I/O CCLK F1 I/O A2-I/O E11 CS2-D2-I/O CCLK F1 I/O I/O F2 I/O VCC F10 I/O A10-I/O F9 VCC A7-I/O F10 I/O I/O G3 I/O A14-I/O G1 I/O I/O G3 I/O A10-I/O G3 I/O A10-I/O G3 I/O	type type Terminal symbol Terminal number Terminal symbol A9-I/O D1 I/O A8-I/O D2 I/O A11-I/O D10 WRT-D1-I/O A11-I/O D11 I/O A11-I/O D10 WRT-D1-I/O A12-I/O D11 I/O A13-I/O E2 I/O I/O E3 I/O A4-I/O E9 I/O A3-I/O E10 I/O A2-I/O E11 CS2-D2-I/O CCLK F1 I/O I/O F2 I/O VCC F10 I/O A10-I/O F9 VCC A7-I/O F10 I/O I/O G3 I/O A14-I/O G1 I/O I/O G3 I/O A7-I/O F10 I/O A0-I/O G3 I/O A0-I/O G10 I/O	type type Terminal symbol Terminal number Terminal symbol Terminal number A9-I/O D1 I/O K1 A8-I/O D2 I/O K2 A11-I/O D10 WRT-D1-I/O K3 A12-I/O D11 I/O K4 I/O E1 I/O K4 I/O E2 I/O K6 I/O E3 I/O K7 A4-I/O E9 I/O K8 A3-I/O E10 I/O K9 A2-I/O E11 CS2-D2-I/O K10 CLK F1 I/O K1 I/O F2 I/O L1 PWRDWN F3 VCC L2 A10-I/O F9 VCC L3 A7-I/O F10 I/O L6 I/O G3 I/O L8 A14-I/O G10 I/O L9 A0-I/O G10


Case X

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88638
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	9










FIGURE 3. <u>Timing diagrams and switching characteristics</u> – continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88638
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	13

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) (1) Test condition A, B, C, D or E. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

Line no.	Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)
1	Interim electrical parameters (see 4.2)	
2	Static burn-in (method 1015)	Required
3	Same as line 1	
4	Dynamic burn-in (method 1015)	Not Required
5	Final electrical parameters	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
6	Group A test requirements	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
7	Group C end-point electrical parameters	2, 3, 7, 8A, 8B
8	Group D end-point electrical parameters	2, 3, 8A, 8B
9	Group E end-point electrical parameters	1, 7, 9

TABLE II. Electrical test requirements. 1/2/3/4/5/

1/ Blank spaces indicate tests are not applicable.

2/ Any or all subgroups may be combined when using high-speed testers.

 $\frac{3}{2}$ Subgroups 7 and 8 functional tests shall verify the functionality of the device.

 $\frac{1}{4}$ * indicates PDA applies to subgroup 1 and 7.

5/ ** see 4.3.1c.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88638
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	14

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance. Sample size is 5 devices with no failures, and all input and output terminals tested.
- d. Subgroups 7 and 8 shall consist of verifying functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available from the approved sources of supply.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, D, or E. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4 Device programming.

4.4.1 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request by the preparing or acquiring activity.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88638
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	15

PIN name (number)		Descriptions		
PWRDWN (B2)	POWER-DOWN. An active low power-down input stops all internal activity to minimize V _{CC} power and puts all output buffers in a high-impedance state. Configuration is retained; however, internal storage elements are Reset. When the PWRDWN pin returns HIGH, the device returns to operation with the same sequence of reset, buffer enable and DONE/PROGRAM as at the completion of configuration. If not used PWRDWN must be tied to V _{CC} .			
M0 (L1)	MODE 0. This input and M1, M2 are sa configuration mode to be used.	mples before the	start of configuration to est	tablish the
RTRIG (L1)	READ TRIGGER. This input transition t readback configuration and storage eler single request, or be inhibited altogethe generating the bit stream.	ment data by CCL	K. This operation may be	limited to a
M1 (J2)	MODE 1. This input and M0, M1 are sa configuration mode to be used. If readb define mode level inputs.			
RDATA (J2)	READ DATA. After configuration is corr	nplete, this pin is t	he output of the readback	data.
M2 (K2)	MODE 2. This input and M0, M1 are sa configuration mode to be used. After co			
HDC (K3)	until after configuration. It is intended to	HIGH DURING CONFIGURATION. This pin is held at a HIGH level by the logic cell array (LCA) until after configuration. It is intended to be available as a control output indicator, indicating that configuration is not yet completed. After configuration, this pin is a user I/O.		
LDC (L3)	LOW DURING CONFIGURATION. This pin is held at a LOW level by the logic cell array (LCA) until after configuration. It is available as a control output indicating that configuration is not yet completed. It is particularly useful in master mode as a LOW enable for an EPROM. After configuration, this pin is a user I/O. If used as a LOW EPROM enable, it must be programmed as a HIGH after configuration.			
RESET (K10)	RESET. This is an active-low input white a LOW input will delay the start of the con- application of power and begins a minim out and RESET are complete, the levels begins. If RESET is asserted during a co- configuration at the termination of RESE will provide an asynchronous reset of all storage elements of the logic cell array of power failure.	onfiguration proce nal time-out cycle s of the "M" mode configuration, the ET. If RESET is a I I/O block (IOB) a	ss. An internal circuit sens on the order of 100 ms. W lines are sampled and con LCA is reinitialized and will sserted after configuration and configurable logic block	ses the /hen the time- figuration restart the is complete, i < (CLB)
DONE (J10)	DONE. This open drain output is config 3 k Ω . At the completion of configuration order and DONE may be programmed t	n the circuitry of th	e LCA becomes active in a	
PROG (J10)	PROGRAM. Once configuration is done an initialization of the LCA and start of a configuration.	e, a HIGH-to-LOW a reconfiguration if	/ transition of this program that mode is selected in th	pin will cause
XTL1 (K11)	EXTERNAL CRYSTAL. This user I/O p driving an external crystal and bias circu		operate as the output of a	n amplifier
XTL2 (L11)	EXTERNAL CRYSTAL. This user I/O p external crystal and bias circuitry.	EXTERNAL CRYSTAL. This user I/O pin can be used as the input of an amplifier driving an		
CCLK (A11)	CONFIGURATION CLOCK. During cor or peripheral mode. LCAs in slave mod a clock input for the configuration data b	e use it as clock i	is an output of an LCA in on nput. During a readback o	either master peration, it is
MICF	STANDARD ROCIRCUIT DRAWING	SIZE A		5962-88
	A LAND AND MARITIME JMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 16

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

REVISION LEVEL

16

PIN name (number)	Descriptions
DOUT (C10)	DATA OUT. This user I/O pin used during configuration to output serial configuration data for daisy-chained slaves' data in.
DIN (B11)	DATA IN. This user I/O pin used as serial data input during slave or master serial configuration. This pin is Data 0 input in master or peripheral configuration mode.
CSO, CS1 (G11) <u>, (G9</u>) CS2, WRT (E11), (D10)	CHIP SELECT, WRITE. These four inputs represent a set of signals, three active low and one active high, which are used in the peripheral mode to control configuration data entry. The assertion of all four generates a LOW CCLK and shifts DOUT data. In master mode, these pins become part of the parallel configuration byte (D4, D3, D2, and D1). After configuration is complete, they are user-programmed I/O.
RCLK (C11)	READ CLOCK. During master parallel mode configuration, this pin represents a "read" clock of an external dynamic memory device (normally not used). After configuration is complete, this pin becomes a user-programmed I/O.
D0-D7 (B11, D10, E11, G9, G11, H10, K9, L10)	DATA. This set of 8 pins represents the parallel configuration data byte for the parallel master and peripheral modes. After configuration is complete, they are user-programmed I/O pins.
A0-A15	ADDRESS. This set of 16 pins represents an address output for an external configuration memory during master parallel mode. After configuration is complete, they are user-programmed I/O pins. (Pin numbers are as follows: B10, B9, A10, A9, A8, C7, C5, B4, A2, A1, B3, A3, A4, A6, B6, B8; respectively.)
I/O	INPUT/OUPUT. A pin which may be programmed by the user to be input and/or output following configuration. Some of these pins present a high-impedance pullup or perform other functions before configuration is complete. Pin numbers are as follows: A5, A7, B1, B5, B7, C1, C2, D1, D2, D11, E1, E2, E3, E9, E10, F1, F2, F10, F11, G1, G2, G3, G10, H1, H2, H11, J1, J5, J7, J11, K1, K4, K5, K6, K7, K8, L2, L4, L5, L6, L7, L8, and L9.
Vcc F3, F9)	Two connections to the nominal +5 V supply voltage. All must be connected.
GND (C6, J6)	Two connections to ground. All must be connected.
Index pin (C3)	For polarization.

6.7 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88638
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	17

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 18-02-22

Approved sources of supply for SMD 5962-88638 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at: https://landandmaritimeapps.dla.mil/programs/smcr/

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8863802XC	<u>3</u> /	XC2018-33PG84B
5962-8863803XC	<u>3</u> /	XC2018-50PG84B
5962-8863804XC	<u>3</u> /	XC2018-70PG84B
5962-8863805XC	<u>3</u> /	XC2018-100PG84B

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply. The last known source is listed below.

Vendor CAGE <u>number</u> Vendor name and address

68994

Xilinx, Incorporated 2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.