Am81C451/458

CMOS Color Palette

PRELIMINARY

DISTINCTIVE CHARACTERISTICS

- Plug-in Replacement for Bt451 (Bt458)
- Available in 80-, 110-, 125-, 165-MHz versions
- Typical Power Dissipation: 1.0 W
- Available in PGA and PLCC packages
- Multiplexed TTL Pixel Ports
- Triple 4-Bit (8-Bit) Digital-to-Analog Converters (DACs)
- 256 x 12(24) Dual-Port Color Palette RAM
- 4 x 12(24) Dual-Port Overlay RAM
- RS-343A-Compatible RGB Outputs
- · Read and Blink Masks for each bit-plane
- Standard MPU Interface
- Single +5-V Power Supply
- Full military range specifications

GENERAL DESCRIPTION


The Am81C451/458 CMOS Color Palette drives all three guns of a standard RS-343A color monitor. It is designed specifically for the high-resolution color graphics market for applications such as image processing, CAE/CAD/CAM, solid modeling, and animation. The Am81C451/458 operates at speeds sufficient to support monitor resolutions up to 1600 x 1280 pixels, and can simultaneously display 259 colors out of an available set of 4K colors for the Am81C451 and 16.8 million colors for the Am81C458.

The Am81C451/458 includes an input buffer, an input multiplexer, a 256 x 12(24) Look-Up Table, a 4 x 12(24) Overlay Table, and three 4-bit (8-bit) RS-343A-compatible DACs. It is available in versions with pixel rates as high as

165 MHz. It also contains programmable bit-plane Read and Blink Masks. Proprietary DAC decoding techniques minimize glitch energy and skew.


The Am81C451/458 minimizes the need for high-speed ECL signals on the PC board since there are only two inputs (CLK, CLK) that need to operate at pixel rate. Multiple pixel ports and internal multiplexing enables TTL-compatible interfacing to the Display Memory while maintaining the high pixel data rates on-chip.

The Am81C451/458 is fabricated using AMD's state-ofthe-art 1.2-micron CMOS process. The device is available in an 84-lead PGA package as well as a lower cost 84-pin PLCC package.



CONNECTION DIAGRAMS

PLCC (Top View)



Note: Pin 1 is marked for orientation.

CONNECTION DIAGRAMS (Cont'd.)

PGA* Top View (Pins Facing Down)

	12	COMP	AGNO	AVCC	PIXD7	PIXB7	PIXE6	PIXC6	PiXB6	PIXE5	PIXCS	PIXB5	PiXE4
	11	В	AGND	AVCC	PIXE7	PIXC7	PIXA7	PIXD6	PIXA6	PIXO5	PIXAS	PIXC4	PIXA4
	10	G	FSADJ	VREF							PIXD4	PIXB4	SYNC
	9	AVCC	R									BLANK	ᅜ
	8	AC1	₽⁄W									СLК	CLK
	7	DVCC	AC0									DVCC	DVCC
	6	DGND	DGND									PIXE3	DGND
	5	Œ	D 7									PIXC3	PIXID3
	4	D6	D5									PIXA3	PIXB3
	3	D4	D2	D0							PIXA2	PIXC2	PIXE2
Orientation Mark	2	D3	101]	OVLB0	OLVE0	OVLB1	OVLE1	PIXB0	PIXD0	PIXA1	PIXD1	PIXE1	PIXD2
	, (OVLAG	OVLC0	OVLD0	OVLA1	OVLC1	OVDL1	PIXAO	PIXCO	PIXEO	PIXB1	PIXC1	PIXB2
		Ā	В	С	D	E	F	G	н	J	к	L	M

10451A-002A CD011580

Please see PGA Pin Designations for pinout sorted by both Pin Names and Pin Numbers.

PGA PIN DESIGNATIONS


(Sorted by Pin Name)

Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
B-7	AC ₀	B-6	DGND	K-3	PIXA ₂	E-11	PIXC ₇
A-8	AC ₁	M-6	DGND	L-4	PIXA ₃	H-2	PIXD ₀
B-12	AGND	A-6	DGND	M-11	PIXA ₄	K-2	PIXD ₁
B-11	AGND	L-7	DVCC	K-11	PIXA5	M-2	PIXD ₂
C-12	AVCC	A-7	DVCC	H-11	PIXA ₆	M-5	PIXD3
C-11	AVCC	M-7	DVCC	F-11	PIXA ₇	K-10	PIXD4
A-9	AVCC	B-10	FSADJ	G-2	PIXB ₀	J-11	PIXD ₅
A-11	В	A-10	G	K-1	PIXB1	G-11	PIXD ₆
L-9	BLANK	M-9	LD	M-1	PIXB ₂	D-12	PIXD7
A-5	CE	A-1	OVLA ₀	M-4	PIXB ₃	J-1	PIXE ₀
L-8	CLK	D-1	OVLA ₁	L-10	PIXB4	L-2	PIXE1
M-8	CLK	C-2	OVLB ₀	L-12	PIXB ₅	M-3	PIXE ₂
A-12	COMP	E-2	OVLB ₁	H-12	PIXB ₆	L-6	PIXE ₃
C-3	D ₀	B-1	OVLC ₀	E-1	PIXB ₇	M-12	PIXE4
B-2	D ₁	E-1	OVLC ₁	H-1	PIXC ₀	J-12	PIXE ₅
B-3	D ₂	C-1	OVLD ₀	L-1	PIXC ₁	F-12	PIXE ₆
A-2	D ₃	F-1	OVLD ₁	L-3	PIXC ₂	D-11	PIXE ₇
A-3	D ₄	D-2	OVLE ₀	L-5	PIXC ₃	B-9	R
B-4	D ₅	F-2	OVLE ₁	L-11	PIXC4	B-8	R/W
A-4	D ₆	G-1	PIXA ₀	K-12	PIXC5	M-10	SYNC
B-5	D ₇	J-2	PIXA ₁	G-12	PIXC ₆	C-10	VREF

PGA PIN DESIGNATIONS (Cont'd.)

(Sorted by Pin Number)

Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
A-1	OVLA ₀	B-10	FSADJ	G-1	PIXA ₀	L-4	PIXA ₃
A-2	D ₃	B -11	AGND	G-2	PIXB ₀	L-5	PIXC ₃
A-3	D ₄	B-12	AGND	G-11	PIXD ₆	L-6	PIXE ₃
A-4	D ₆	C-1	OVLD ₀	G-12	PIXC ₆	L-7	DVCC
A-5	CE	C-2	OVLB ₀	H-1	PIXC ₀	L-8	CLK
A-6	DGND	C-3	D ₀	H-2	PIXD ₀	L-9	BLANK
A-7	DVCC	C-10	VREF	H-11	PIXA ₆	L-10	PIXB4
A-8	AC ₁	C-11	AVCC	H-12	PIXB ₆	L-11	PIXC ₄
A-9	AVCC	C-12	AVCC	J-1	PIXE ₀	L-12	PIXB ₅
A-10	G	D-1	OVLA ₁	J-2	PIXA ₁	M-1	PIXB ₂
A-11	8	D-2	OVLE ₀	J-11	PIXD ₅	M-2	PIXD ₂
A-12	COMP	D-11	PIXE ₇	J-12	PIXE ₅	M-3	PIXE ₂
B-1	OVLC ₀	D-12	PIXD ₇	K-1	PIXB ₁	M-4	PIXB ₃
B-2	D ₁	E-1	OVLC ₁	K-2	PIXD ₁	M-5	PIXD ₃
B-3	D ₂	E-2	OVLB ₁	K-3	PIXA ₂	M-6	DGND
B-4	D ₅	E-11	PIXC ₇	K-10	PIXD4	M-7	DVCC
B- 5	D ₇	E-12	PIXB ₇	K-11	PIXA ₅	M-8	CLK
B-6	DGND	F-1	OVLD ₁	K-12	PIXC ₅	M-9	ĽĎ
B-7	AC ₀	F-2	OVLE ₁	L-1	PIXC ₁	M-10	SYNC
B-8	R/W	F-11	PIXA ₇	L-2	PIXE ₁	M-11	PIXA ₄
B-9	R	F-12	PIXE ₆	L-3	PIXC ₂	M-12	PIXE ₄



10451A-003A


LS003271

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Co	Valid Combinations						
AM81C451-165							
AM81C451-125							
AM81C451-110							
AM81C451-80	7						
AM81C458-165	GC, JC, GM, GMB						
AM81C458-125	7						
AM81C458-110							
AM81C458-80	7						

^{*}Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


^{**}Preliminary; Package in development.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defence applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: **a. Device Number**

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations					
AM81C458-125					
AM81C458-110	/BZC				
AM81C458-80	1				

*Preliminary; Package in development.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Timing Section

BLANK Blank (TTL-Compatible Input)

When active, the $\overline{\text{BLANK}}$ input overrides the color pixel and overlay data to force the Red, Green, and Blue video outputs to their blank levels. This blank level is required during the monitor's vertical and horizontal retrace times. It is latched on the rising edge of $\overline{\text{LD}}$.

CLK, CLK Clock Source Pins (Pseudo-ECL-Compatible inputs)

These differential clock inputs operate at the pixel clock rate of the system. They are driven by ECL logic configured for single (+5 V) supply operation.

LD Load Clock (TTL-Compatible Input)

Data present on the $PIXA_{0-7}$ through $PIXE_{0-7}$ and $OVLA_{0,\ 1}$ through $OVLE_{0,\ 1}$, SYNC, and BLANK inputs are clocked into the part on the rising edge of \overline{LD} . The input rate for this pin may be either one-fourth or one-fifth of the clock frequency, depending on how the part is programmed. See Display Memory Interface section under Functional Description.

SYNC Sync (TTL-Compatible Input)

When active, the SYNC input switches off a current source on the Green video output. It is latched on the rising edge of LD. Because SYNC does not override any other inputs or control pins, it should be asserted only during blanking intervals.

Data Path Section

OVLA_{0, 1} through OVLE_{0, 1} Color Overlay Data Address (TTL-Compatible Inputs)

These ten inputs are organized as five 2-bit addresses. Each 2-bit address selects which of the four Overlay Registers is used to provide color information. These ten inputs are latched into the input buffer on the rising edge of LD. Either four or all five ports may be used for selecting Overlay Registers. Unused inputs should be grounded. These inputs are used with bit CMD6 of the Command Register as follows (assuming no Read and no Blink Masking):

OVLX ₁	OVLX ₀	CMD6 = 1	CMD6 = 0
0	Ö	Color Palette RAM	Overlay Color 0
0	1 1	Overlay Color 1	Overlay Color 1
1	0	Overlay Color 2	Overlay Color 2
1	1	Overlay Color 3	Overlay Color 3

PIXA₀₋₇ through PIXE₀₋₇ Color Pixel Data Addresses (TTL-Compatible Inputs)

These 40 inputs are organized as five 8-bit addresses. Each 8-bit address selects which of the 256 entries in the Color Look-Up Table is to be used to provide pixel color information. These 40 inputs are latched into the input buffer on the rising edge of LD. Either four or all five ports may be

used for selecting color information. Unused inputs should be grounded.

Analog Section

COMP Compensation Capacitor Connection (Analog Input)

A 0.1-µF ceramic capacitor is connected between this pin and AV_{CC}.

FSADJ Full-Scale Adjust (Analog Input)

The magnitude of the full-scale video signal is controlled by a resistor connected between FSADJ and AGND. The typical value for this resistor for RS-343A into 37.5 ohms is 523 ohms.

R Red Video Output (Analog Output)

This is the analog output of the Red DAC. This output is capable of driving an RS-343A-compatible doubly terminated 75-ohm cable.

G Green Video Output (Analog Output)

This is the analog output of the Green DAC. This output is capable of driving an RS-343A-compatible doubly terminated 75-ohm cable. The SYNC current source is connected to this output.

B Blue Video Output (Analog Output)

This is the analog output of the Blue DAC. This output is capable of driving an RS-343A-compatible doubly terminated 75-ohm cable.

V_{REF} Voltage Reference (Analog input)

An external voltage reference circuit must be used to supply this input with a 1.235-V (typical) reference.

MPU Interface

AC_{0, 1} Address Control (TTL-Compatible Inputs)

AC₀ and AC₁ allow the MPU to address any location in the Color Look-Up Table or any of the internal control registers. They are latched on the falling edge of CE. See Table 1.

CE Chip Select (TTL-Compatible Input)

This signal enables the MPU interface. Data on D_{0-7} is internally latched on the rising edge of \overline{CE} during Write operations.

D₀₋₇ Data and Address Bus (TTL-Compatible Input/ Output)

These eight pins are used to load and read back the internal control registers and the Color Look-Up Table. D_0 is the least-significant bit.

R/W Read/Write (TTL-Compatible Input)

R/W is latched on the falling edge of CE. A "logical one" indicates a Look-Up Table or Register Read-Back operation. A "logical zero" indicates a Write operation.

Power Supply

AGND, DGND Analog, Digital Ground

AVCC, DVCC Analog, Digital +5-Volt Supply

FUNCTIONAL DESCRIPTION

The Am81C451/458 CMOS Color Palette integrates all the major functions required in the back-end of a video system, and supports pixel rates sufficient for most medium- to high-resolution monitors.

Four or five pixels are input in parallel from Display Memory and are serialized internally. A programmable Look-Up Table maps the serial pixel stream (address) into a physical color (data), and finally, three DACs convert the digital outputs of the look-up table into RS-343A-compatible RGB analog format

Microprocessor Interface

A standard 8-bit MPU interface allows easy communication between the Am81C451/458 and most common MPUs. The CE and R/W inputs control MPU access timing, as shown in Figure 1. The AC₁ and AC₀ inputs select the access type as detailed in Table 1.

TABLE 1. AC1, AC0 DECODING

AC ₁	AC ₀	Access Type							
0	0	Address Register							
Ŏ	1	Look-Up Table							
1	0	Control Registers							
1	1	Overlay Registers							

Fast access to the Look-Up Table and to the Overlay Registers is achieved by means of two internal counters: an 8-bit Address Register (AR0 – AR7), which generates addresses for the Color Memory locations and the Control Registers, and a Modulo 3 Counter (ARa,ARb) that controls which byte of the 24-bit Color Memory word is accessed. Tables 2 and 3 illustrate the operation of these two counters.

TABLE 2. ADDRESS REGISTER OPERATION

AR7-AR0	AC ₁	AC ₀	Location/Register Addressed by MPU
\$00-\$FF	0	1	Color Look-up Table Location #00-#FF
\$00	1 1	1	Overlay Register 0
\$01	1	1	Overlay Register 1
\$02	1	1 1	Overlay Register 2
\$03	1	1	Overlay Register 3
\$04	1	0	Read Mask Register
\$05	1 1	0	Blink Mask Register
\$06	Ιi	0	Command Register
\$07	1	0	Test Register

TABLE 3. MODULO 3 COUNTER OPERATION

ARb	ARa	Color Byte Being Accessed
0	0	Red
l ŏ	1	Green
1	0	Blue

The Address Register, directly accessible by the MPU, autoincrements at the end of each third (Blue) access having AC $_0$ = 1. This feature avoids the rewriting of the Address Register with consecutive values, saving MPU time and Bus bandwidth for transfers to or from consecutive Color Memory locations.

The Modulo 3 Counter, not accessible by the MPU, increments at the end of each MPU access with AC $_0$ = 1 (color operations), and is reset to 0 at the end of each MPU access with AC $_0$ = 0 (Control Register operations).

Table 4 illustrates the Read/Write access to the Am81C451/458 palette.

TABLE 4. READ/WRITE ACCESS TO THE Am81C458

i								
R/W	AC ₁	AC ₀	ARb	ARa	Function			
0 0	0 0 0	0 1 1 1	X 0 0	X 0 1	Write Address Register, AR7-AR0 ← D ₇₋₀ ; ARb, ARa ← 0. Write Red Color; RREG ← D ₇₋₀ ; Incr. ARb, ARa. Write Green Color; GREG ← D ₇₋₀ ; Incr. ARb, ARa. Write Blue Color; BREG ← D ₇₋₀ ; ARb, ARa ← 0			
0 0 0	1 1 1 1	0 1 1 1	x 0 0	x 0 1 0	Write Color Look-Up Table; R7-R0 ← RREG; G7-G0 ← GREG; B7-B0 ← BREG; Incr. AR7-AR0. Write Control Register; Reg (AR7-AR0) ← D ₇₋₀ ; ARb, ARa ← 0. Write Red Color; RREG ← D ₇₋₀ ; Incr. ARb, ARa. Write Green Color; GREG ← D ₇₋₀ ; Incr. ARb, ARa. Write Blue Color; BREG ← D ₇₋₀ ; ARb, ARa ← 0;			
1 1 1 1	0 0 0	0 1 1 1	x 0 0	x 0 1 0	Write Overlay Register; R7-R0 ← RREG; G7-G0 ← GREG; B7-B0 ← BREG; Incr. AR7-AR0. Read Address Register; D ₇₋₀ ← AR7-AR0; ARb, ARa ← 0. Read Color LUT Red; D ₇₋₀ ← R7-R0; Incr. ARb, ARa. Read Color LUT Green; D ₇₋₀ ← G7-G0; Incr. ARb, ARa. Read Color LUT Blue; D ₇₋₀ ← B7-B0; ARb, ARa ← 0; Incr. AR7-AR0.			
1 1 1	1 1 1 1	0 1 1 1	0 0 1	0 1 0	Read Control Register; D ₇₋₀ ← Reg (AR7-AR0); ARb, Ara ← 0. Read Overlay Red; D ₇₋₀ ← R7-R0; Incr. ARb, ARa. Read Overlay Green; D ₇₋₀ ← G7-G0; Incr. ARb, ARa. Read Overlay Blue; D ₇₋₀ ← B7-B0; ARb, ARa ← 0; Incr. AR7-AR0.			

Key:

= "gets the value of"

D7-0 = MPU Data Bus

R7-R0 = Color Memory Red Byte G7-G0 = Color Memory Green Byte

B7-B0 = Color Memory Blue Byte

RREG = Red Byte Register

GREG = Green Byte Register BREG = Blue Byte Register

Reg (AR7-AR0) = Register pointed to by Address Register

Note that for the Am81C451 only the most significant data lines (D_r-D_4) are used while accessing the color lookup table or overlay registers. During a write cycle bits D_s-D_0 are ignored and during a read cycle bits D_s-D_0 are forced to logical zero.

If the pixel or overlay inputs address same entry in the color lookup table that is being written to by the MPU during blue write, the possibility exists that one or more pixels may be corrupted. Only one pixel may be corrupted if the MPU data is valid during the entire CE active time.

Display Memory Interface

The Am81C451/458 allows pixel data to be transferred from Display Memory at TTL-type data rates while presenting RGB information to the CRT at much higher rates through the use of internal latches and multiplexers.

Forty pixel data inputs (PIXA₀₋₇ through PIXE₀₋₇), ten overlay data inputs (OVLA_{0, 1} through OVLE_{0, 1}), and two video inputs (SYNC and BLANK), are loaded on the rising edge of LD. An input MUX performs a 4:1 or a 5:1 serialization based on the FORMAT bit (CMD7) of the Command Register. During each clock cycle the Am81C451/458 outputs video information based first on the PIXA₀₋₇ inputs, then the PIXB₀₋₇ inputs, and so on until the PIXD₀₋₇ inputs (CMD7 = 0) or PIXE₀₋₇ inputs (CMD7 = 1), at which time the cycle repeats.

No phase relationship is imposed on the $\overline{\text{LD}}$ and CLK inputs; the only requirement is that the $\overline{\text{LD}}$ frequency be one-fourth or one-fifth of pixel clock (CLK, $\overline{\text{CLK}}$ depending on the CMD7 bit of the Command Register). This is obtained by virtue of an onchip Locking Circuit that guarantees stable inputs to the Resync Register during positive transitions of the internal load signal (see Figure 1).

Note that the pixel data, overlay data, and SYNC and BLANK are loaded with the same LD clock to maintain synchronization with video data inside the Am81C451/458.

Color Selection

During each clock cycle, 10 bits of data are transferred from the input MUX and processed by the Read Mask, Blink Mask, and Command Register (see Figure 2). The processed data then selects an entry in the color palette RAM or an Overlay Register to provide color information.

The Read Mask is used to selectively enable or disable bit-planes from being presented to the color palette RAM; the Blink Mask is used to selectively enable or disable blinking on a bit-plane. CMD4 and CMD5 in the Command Register determine the blink-rate duty cycle. The counter that generates the internal blink clock is incremented during vertical retrace intervals. Such intervals are detected when the BLANK input is LOW for a period of at least 256 LD cycles.

Overlay Color Selection


Four different overlay colors are available through four Overlay Registers. CMD1 and CMD0 in the Command Register act as Read Masks, and CMD2 and CMD3 in the Command Register act as Blink Masks on the overlay inputs (see Figure 1).

When $OVLADDR_1 = 0$ and $OVLADDR_0 = 0$ (see Figure 1), CMD6 of the Command Register selects between Overlay Register 0 and Look-Up Table output (determined by LUTADDR₇₋₀). See Table 5.

TABLE 5. OVERLAY COLOR SELECTION

OVLADDR ₁	OVLADDR ₀	CMD6 = 0	CMD6 = 1		
0	0	Overlay Register 0	LUT		
0	1	Overlay Register 1	Overlay Register 1		
1		Overlay Register 2			
1	1	Overlay Register 3	Overlay Register 3		

Key: LUT = Look-Up Table content addressed by LUTADDR₇₋₀ CMD6 = Bit 6 of Command Register (RAM Enable)



Note: CMDx bits are programmed in the Command Register BMx bits are programmed in the Blink Mask Register RMx bits are programmed in the Read Mask Register


10451B-006A BD008070

Figure 1. Input MUX and Masking Stage

Video Generation

During each clock cycle, 12(24) bits of information from either the Look-Up Table or an Overlay Register are presented to the three 4-bit (8-bit) DACs. These DACs convert the Color Memory digital output into RGB RS-343A analog format.

The SYNC and BLANK inputs are routed to the DACs after a delay equal to the pipeline delay incurred by the video stream to produce the relative Blank and Sync levels. BLANK is routed to all three DACs while SYNC is routed only to the Green DAC. See Figure 2 for DAC current and voltage levels.



10451C-007A

DF006680

Note: $75-\Omega$ doubly terminated load. Sync on Green DAC only. When Sync is used, the Green DAC current output is 7.63 mA higher than the corresponding Red or Blue current outputs. When Sync is not used, Green, Red, and Blue outputs are identical.

Figure 2. DAC Current and Voltage Levels

User-Accessible Registers

Command Register (CMD7 - CMD0)

In addition to the address register, there are four user-accessible registers: Command, Read Mask, Blink Mask, and Test. These registers should be initialized after power-up.

This is an 8-bit register located at address #6, and is described below.

TABLE 6. COMMAND REGISTER DEFINITION

Position	Name	Description
CMD7	FORMAT 0 = 4:1 Multiplexing 1 = 5:1 Multiplexing	CMD7 specifies whether 4:1 or 5:1 multiplexing should take place on the pixel and overlay data. If CMD7 is set to logical '0' (4:1 multiplexing), LD should be one-fourth the frequency of CLK; the PIXE ₀₋₇ and OVLE _{0, 1} inputs are ignored and should be connected to GND. If CMD7 is set to logical '1' (5:1 multiplexing), LD should be one-fifth the frequency of CLK.
CMD6	RAM Enable 0 = Use Overlay Register 0 1 = Use LUT	When the processed overlay inputs OVLADDR ₁ and OVLADDR ₀ equal (0, 0) this bit selects between the Color Look-Up Table output and Overlay Register 0.
CMD5, CMD4	Blink Rate Select 00 = 25/75 (16/48) 01 = 50/50 (16/16) 10 = 50/50 (32/32) 11 = 50/50 (64/64)	These bits specify the blink rate and duty cycle of the internal blink clock. Numbers in parentheses specify the rate and duty cycle of the internal blink clock (logic I/logic 0) expressed in vertical retrace intervals. See Figure 1.
CMD3	OVL ₁ Blink Mask 0 = Disable Blinking 1 = Enable Blinking	When this bit is set to a logical 1, the OVLA1 Through OVLE1 inputs are allowed to toggle at the selected blinking blink rate between the input value and logical 0 before being applied to the LUT/Overlay decode logic. When this bit is set to logical 0 it does not affect the OVLA1 through OVLE1 inputs.
CMD2	OVL ₀ Blink Mask 0 = Disable Blinking 1 = Enable Blinking	When this bit is set to a logical 1, the OVLA ₀ through OVLE ₀ inputs are allowed to toggle at the selected blink rate between the input value and logical 0 before being applied to the LUT/ Overlay decode logic. When this bit is set to logical 0 it does not affect the OVLA ₀ through OVLE ₀ inputs.
CMD1	OVL ₁ Read Mask 0 = Disable Mask 1 ≈ Enable Mask	When this bit is set to logical 0, the OVLA ₁ through OVLE ₁ inputs are forced to logical 0 before being applied to the LUT/Overlay decode logic. When this bit is set to logical 1 it does not affect the OVLA ₁ through OVLE ₁ inputs.
CMD0	OVL ₀ Read Mask 0 = Disable Mask 1 = Enable Mask	When this bit is set to logical 0, the OVLA ₀ through OVLE ₀ inputs are forced to logical 0 before being applied to the LUT/Overlay decode logic. When this bit is set to logical 1 it does not affect the OVLA ₀ through OVLE ₀ inputs.

Read Mask Register (RM7 - RM0)

This is an 8-bit register located at address #4. It selectively enables (logical 1) or disables (logical 0) pixel bit-planes from addressing the Color Look-Up Table. Bit RM0 will mask inputs PIXA0 through PIXE0; bit RM1 will mask inputs PIXA1 through PIXE1; and so on.

Overlay plane masking is controlled by bits CMD1 and CMD0 of the Command Register. See Figure 1.

Blink Mask Register (BM7 - BM0)

This is an 8-bit register located at address #5. It selectively enables (logical 1) or disables (logical 0) pixel bit-planes from blinking. Bit BMO will mask inputs PIXA0 through PIXE0; bit BM1 will mask inputs PIXA1 through PIXE1; and so on. When enabled, that particular bit-plane will toggle between its original value and logical 0 at the selected rate and duty cycle.

Overlay plane blinking is controlled by bits CMD3 and CMD2 of the Command Register. See Figure 1.

Test Register (T7 - T0)

This is an 8-bit register located at address #7. It is used to read back data presented to the DACs from the Color Memory (either pixel or overlay data). The four most-significant bits, T7 – T4, contain color information while the four least-significant bits, T3 – T0, contain control information, as shown in Table 7. T7 – T4 are defined only when exactly one of the

T2 - T0 bits is a "logical one". Note that for the Am81C451, bit T3 is forced to logical zero.

When unused, this register should be initialized to Hex 00.

TABLE 7. TEST REGISTER DEFINITION

Test Register Bits	Function						
T7-T4	Color Nibble						
Т3	1 = Select LOW Nibble 0 = Select HIGH Nibble						
T2	1 = Enable Blue Data 0 = Disable Blue Data						
Т1	1 = Enable Green Data 0 = Disable Green Data						
то	1 = Enable Red Data 0 = Disable Red Data						

As an example, in order to read the least-significant 4 bits of data presented to the Green DAC, the user must first write Hex 0A to the Test Register to enable the LOW nibble and green data. Subsequently, the user reads the Test Register, keeping the pixel inputs constant; bits D7 – D4 of the MPU interface Bus will contain the desired color data while bits D3 – D0 will contain Hex A.

When reading the Test Register, the data presented to the DAC inputs must be held stable during this period either by slowing the pixel clock or by holding the pixel and overlay inputs constant.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	65 to +150°C
Ambient Temperature	
Under Bias	55 to +125°C
Junction Temperature	+ 175°C
Supply Voltage to Ground Potential	
Continuous	0.5 to +7.0 V
DC Voltage Applied to Outputs for	
HIGH Output State	0.5 V to VCC Max.
DC Input Voltage GND	-0.3 to V _{CC} + 0.3 V
DC Input Current	10 to +10 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices Ambient Temperature (T _A) Supply Voltage (V _{CC})	0 to +70°C
Military (M) Devices	
Case Temperature (T _C)	55 to +125°C
Supply Voltage (VCC)	+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL products, Group A Subgroups 1, 2, 3, 7, & 8 are tested unless otherwise noted)

Parameter Parameter Symbol Description		Test Conditions	Min.	Тур.	Max.	Unit	
DIGITAL CL	ock inputs (CLK, CLK)						
VCKIH	Input HIGH Voltage		V _{CC} - 1.0		V _{CC} + 0.5	٧	
VCKIL	Input LOW Voltage		GND - 0.5		V _{CC} -1.6	V	
ICKIH	Input HIGH Current				1	μА	
CKIL	Input LOW Current				-1	μА	
CCKIN	Input Capacitance	f = 1 MHz, V _{IN} = 4.0 V			10	рF	
	PUTS (Except CLK, CLK)						
VIH	Input HiGH Voltage		2.0		V _{CC} + 0.5	٧	
VIL	Input LOW Voltage		GND -4.5		0.8	٧	
tiH	Input HiGH Current	V _{IN} = 2.4 V			1	μΑ	
IL.	Input LOW Current	V _{IN} = 0.4 V			-1	μА	
CiN	Input Capacitance	f = 1 MHz, V _{IN} = 2.4 V			10	рF	
	JTPUTS (D ₀₋₇)	A	A.A.				
VoH	Output HIGH Voltage	I _{OH} ≈ 800 ₄(A	2.4			٧	
VOL	Output LOW Voltage	I _{OL} = 6.4 mil			0.4	٧	
loz	Three-State Current	1887			10	μА	
COUT	Output Capacitance	AFE		10		pF	
	UTPUTS (RFS = 523 Ω, VREF = 1.235	N.A.					
	Resolution (Each DAC)	4111	4 (8)		4 (8)	Bits	
	Accuracy (Each DAC): Integral Linearity	COM'L			± 1/8 (± 1) ± 1/16 (± 1)	LSB	
LIN _i LIN _d	Differential Linearity LSB Output Current	MIL		69.1	+ 1/8 (±2) + 1/16 (±1)	Lab	
	LSB Output Current			1175 (69.1)		μΑ	
	Gray Scale Error	% Gray Scale			±5	%	
	Monotonicity				Guaranteed		
	Coding	Binary					
	Output Current: White Level Relative to Blank Level White Level Relative to Black Level Black Level Relative to Blank Level Blank Level on R, B Blank Level on G Sync Level on G	R _{FS} = 523 Ω, V _{REF} = 1.235 V	17.69 16.74 0.95 0 6.29	19.05 17.62 1.44 5 7.62	20.40 18.50 1.90 50 8.96 50	mA mA mA μA mA μA	
	DAC-to-DAC Matching			2	5	%	
Voc	Output Compliance		-1.0		+1.2	V 10	
ROUT	Output Impedance		L	50	ļ	kΩ	
Соит	Output Capacitance	f = 1 MHz, I _{OUT} = 0 mA		13	20	pF	
REF	Volt Reference Input Current			10		μΑ	
PSAA	Power Supply Rejection Ratio	C _{COMP} = 0.1 μF f = 1 KHz	l	0.5		%/%∆ V	

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 unless otherwise noted)

No.	Parameter Symbol	Parameter Description	165 MHz		125 MHz			110 MHz			80 MHz				
			Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
DI	GITAL CPU	INTERFACE TIMING									,				
1	ts	R/W, AC ₀ , AC ₁ Setup Time	0			0			0			0			ns
2	ŧн	R/W, AC ₀ , AC ₁ Hold Time	15			15			15			15			ns
3	tcyc	CPU Cycle Time	100			100			110			125			ns
4	tw	CE LOW Active Time	70			75			85			100			ns
5	tw	CE HIGH Time	25			25		4	25			25			ns
6	tPD	CE Edge to Data Bus Driven (C _L = 40 pF)	10			10		1	10			10			ns
7	t _{PD}	CE Edge to Data Valid (CL = 40 pF)			70		<	と			85			100	ns
8	t _{PD}	CE Edge to Data Three-Stated (C _L = 40 pF)			15	1	Y	15			15			15	ns
9	ts	Write Data Setup Time	35				•		40			50			ns
10	ч	Write Data Hold Time	0			0			0			0	<u> </u>	<u> </u>	ns
D	IGITAL VIDE	O PATH TIMING		1		<u> </u>									
11	fck	Video Clock Frequency			65	[125			110			80	MHz
12	fLD	LD Rate	. 1		41.25			31.25			27.5			20	MHz
13	tcyc	ID Cycle Time		V		32			36.36			50			ns
14	tw	D Pulse Width	9			13			15			20		L	ns
15	tw	LD Pulse Width	S.			13			15		<u> </u>	20		<u> </u>	ns
16	ts	PIX _x , OV S IC d BLANK Set Time	2			3			3			4			ns
17	ч	PIX _x , OVL _x , St. IC and BLANK Hold Time	2			2			2			2			ns
18	tcyc	Clock Cycle Time	6			8			9.09			12.5		1	ns
19	tw	Clock Pulse Width LOW	2.4			3.2			4.0			5.0	<u> </u>		ns
20	tw	Clock Pulse Width HIGH	2.4			3.2			4.0			5.0			ns
21	t _R , t _F	Clock Rise/Fall Time (20%-80%)			1.6			1.6			1.6			1.6	ns
22		Pipeline Delay	6		10	6		10	6		10	6	L	10	Ciks

Notes: See notes following end of table continued on next page.

SWITCHING CHARACTERISTICS over operating ranges (Cont'd.) 80 MHz 110 MHz 125 MHz 165 MHz Parameter Parameter Min. Min. Тур. Max. Unit Max. Max. Тур. Description Min. Typ. Max. Min. Тур. Symbol ANALOG VIDEO DAC TIMING 20 ns 20 20 20 Anaiog Output Delay Analog Output Rise 2 2 2 ns 2 24 and Fall Time ta, tr (Note 1) Analog Output Settling 12 ns 8 25 ts Time (Notes 1, 2) 2 ns 0 2 0 Analog Output Skew 26 Glitch Impulse Energy 50 50 27 Sec (Note 2) Clock and L TBD TBD TBD ďΒ Feedthro 28 DYNAMIC POWER 330 250 340 240 COM'L 270 370 lcc mΑ (Supply 370 250 425 240 410 230 MIL Current)


Notes: 1. Clock and data feedthrough is not included.

2. Includes clock and data feedthrough, -3-dB bandwidth = 2 x clock frequency.


3. Measurement performed on TTL digital inputs with 74HC logic level and with 1-kohm resistor to GND.

Test Conditions: TTL Input Level: 0 to 3 V with t_R , $t_F(10.90\%) \leqslant 3$ ns; ECL Input Level: (V_{CC} - 0.8 V) to (V_{CC} - 1.8 V) with t_F , t_R (20-80%) \leqslant 2 ns; R_{SET} = 523 ohms, V_{REF} = 1.235 V; Analog Output Load \leqslant 10 pF; D₀₋₇ Output Load \leqslant 40 pF.

SWITCHING WAVEFORMS KEY TO SWITCHING WAVEFORMS




SWITCHING WAVEFORMS (Cont'd.)



10451D-004A

WF026630

CPU Read/Write Timing



Notes: 1. Output delay time measured from 50% point of the rising clock edge to 50% point of full-scale level

- 2. Output settling time measured from 50% point of full-scale level to output settling within ±1 LSB.
- 3. Output rise/fall time measured between 10% and 90% points of full-scale level.

Video Input/Output Timing

SWITCHING TEST CIRCUIT

AF004810

Notes: 1. $C_L = 50$ pF (includes scope probe, wiring, and stray capacitance without device in test fixture). 2. $V_T = 1.5$ V.


Notes on Testing

Incoming test procedures on this device should be carefully planned, taking into account the complexity and power levels of the part. The following notes may be useful.

- Insure the part is adequately decoupled at the test head. Large changes in V_{CC} current as the device switches may cause erroneous function failures due to V_{CC} changes.
- 2. Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by

- as much as 400mA in 5-8ns. Inductance in the ground cable may allow the ground pin at the device to rise by 100's of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using V_{IL} ≤ 0 V and V_{IH} ≥ 3 V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.

SWITCHING TEST WAVEFORM



- Notes: 1. Diagram show for HIGH data only. Output transition may be opposite sense.
 - 2. Cross-hatched are is don't care condition.

Setup and Hold Times

APPENDIX A - APPLICATION NOTE FOR THE Am81C458

The design of a system using the Am81C458 should be guided by considerations similar to those used for designing precision high-speed mixed analog and digital systems. The following rules and examples are given for orientation purposes. Users may choose to design circuits, differently from the examples given here.

Power pins should be decoupled from power lines of the rest of the system. The circuit board layout should have a dedicated analog power plane. The power plane should be connected to the main power plane by wires running through ferrite beads. The analog plane should be small enough so that no digital signal passes under it (see Figures A1 and A2).




Figure A1. Example of Power Planes Layout

There should be only one ground plane for all digital and analog ground pins, which is the same ground plane of the rest of the board. Tantalum capacitors, in parallel with a 0.1-µF ceramic capacitor, would be placed between each side of the ferrite beads and the ground plane. If too much ripple exists on the supply lines, the use of a dedicated linear regulator only for the Am81C451/458 is recommended.

The two groups of digital V_{CC} (DV_{CC}) pins should be decoupled from each other by connecting a 0.1- μ F capacitor and a 0.01- μ F capacitor in parallel between them and the closest group of digital ground pins (DGND).

A $0.1-\mu\text{F}$ ceramic capacitor, in parallel with a $0.001-\mu\text{F}$ chip capacitor, should be connected between each group of analog power pins (AV_{CC}) and the group of analog ground pins (AGND).


The COMP pin should also be decoupled from the power pins and the rest of the system. A $0.1-\mu$ F and a $0.01-\mu$ F chip capacitor should be connected, in parallel, between the COMP pin and the analog power plane.

Digital lines concerning the CPU interface should be kept far from pixel data lines. Pixel clock lines should be kept far from all other digital inputs. Analog outputs should be kept far from any other input. No digital line should run under the analog plane. The CE line should be as short as possible to minimize any noise picked up from other sources.

Connection with the monitor should be done through a doubly terminated 75-ohm coaxial cable. To minimize reflections, terminating resistors on the color palette side should be placed as close as possible to the R, G, B outputs.

The signals produced by the Am81C451/458, including Sync, are all positive (outgoing) currents, which when passing through the terminating resistors produce positive voltages. Since most monitors are AC-coupled, DC restoration with the proper DC levels is done inside the monitor. If a negative-going Sync (of -0.286 V) is required, DC-level shifting can be done outside the palette, prior to entering the transmission cable. Two possible circuits that produce the level shifting are shown here.

The first circuit (Figure A3) shows the 75-ohm terminating resistor relative to the green DAC, connected between the G output and a voltage source of -0.572 V. This resistor, in series with the other 75-ohm terminator inside the monitor, constitutes a voltage divider which forces the voltage on the line to be offset by half of 0.572 V (i.e., 0.286 V).






Figure A3. DC-Level Shifting Using a Voltage Regulator

The second circuit (Figure A4), useful if an exact 0.572-V voltage source is not available, shows two resistors (R₁ and R₂) instead of one, constituting the terminator at the transmitting side. R₁ is connected between the green DAC output and ground, while R₂ is connected between the green DAC output and a voltage source more negative than 0.572 V. R₁ and R₂ are such that in parallel they constitute 75 ohms, while their ratio is such that the voltage drop caused by the negative voltage source across R₁ is 0.572 V. This relationship is described by the following formulas:

$$R_2 = \frac{V \times 75}{-0.572}$$

$$R_1 = \frac{V \times 75}{V - 0.572}$$
 or $R_1 = \frac{R_2 \times 75}{R_2 - 75}$

The variable voltage drop across the parallel of R₁ and R₂ caused by the DAC currents adds to that caused by the external voltage source.




Figure A4. DC-Level Shifting Using Two Resistors in Parallel

