# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM

# **Embedded LPDDR3 SDRAM**

### EDF8164A3PK, EDFA164A2PK

#### **Features**

- Ultra-low-voltage core and I/O power supplies
- Frequency range
  - 800/933 MHz (data rate: 1600/1866 Mb/s/pin)
- 8*n* prefetch DDR architecture
- 8 internal banks for concurrent operation
- Multiplexed, double data rate, command/address inputs; commands entered on each CK\_t/CK\_c edge
- Bidirectional/differential data strobe per byte of data (DQS\_t/DQS\_c)
- Programmable READ and WRITE latencies (RL/WL)
- Burst length: 8
- Per-bank refresh for concurrent operation
- Auto temperature-compensated self refresh (ATCSR) by built-in temperature sensor
- Partial-array self refresh (PASR)
- Deep power-down mode (DPD)
- Selectable output drive strength (DS)
- Clock-stop capability
- Lead-free (RoHS-compliant) and halogen-free packaging

#### **Options**

- $V_{DD1}/V_{DD2}/V_{DDCA}/V_{DDO}$ : 1.8V/1.2V/1.2V/1.2V
- Array configuration
  - 128 Meg x 64 (DDP)
  - 256 Meg x 64 (QDP)
- Packaging
  - 12mm x 12mm, 216-ball PoP FBGA package
- Operating temperature range
  - From -30°C to +85°C

#### **Table 1: Configuration Addressing**

Architecture	128 Meg x 64	256 Meg x 64
Density per package	8Gb	16Gb
Die per package	2	4
Ranks (CS_n) per channel	1	2
Die per channel	1	2
Configuration	16 Meg x 32 x 8 banks x 2 channel	16 Meg x 32 x 8 banks x 2 rank x 2 channel
Row addressing	16K A[13:0]	16K A[13:0]
Column addressing (same for each die)	1K A[9:0]	1K A[9:0]



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM


**Table 2: Key Timing Parameters** 

Speed Grade	Clock Rate (MHz)	Data Rate (Mb/s/pin)	WRITE Latency (Set A/B)	READ Latency
GD	800	1600	6/9	12
JD	933	1866	8/11	14

**Table 3: Part Number Description** 

Part Number	Total Density	Configuration	Ranks	Channels	Package Size	Ball Pitch
EDF8164A3PK-GD-F-D EDF8164A3PK-GD-F-R EDF8164A3PK-JD-F-D EDF8164A3PK-JD-F-R	8Gb	128 Meg x 64	1	2	12mm x 12mm (0.70mm MAX height)	0.40mm
EDFA164A2PK-GD-F-D EDFA164A2PK-GD-F-R EDFA164A2PK-JD-F-D EDFA164A2PK-JD-F-R	16Gb	256 Meg x 64	2	2	12mm x 12mm (0.80mm MAX height)	0.40mm

**Figure 1: Marketing Part Number Chart** 



Note: 1. The characters highlighted in gray indicate the physical part marking found on the device.



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3\_SDRAM **Features**

### **Contents**

Ball Assignments	
Ball Descriptions	
Package Block Diagrams	
Package Dimensions	
MR0, MR5–MR8 Readout	
I <sub>DD</sub> Specifications – Dual Die, Dual Channel	
I <sub>DD</sub> Specifications – Quad Die, Dual Channel	. 22
Pin Capacitance	
LPDDR3 Array Configuration	
General Notes	
Functional Description	
Simplified Bus Interface State Diagram	
Power-Up and Initialization	
Voltage Ramp and Device Initialization	
Initialization After Reset (Without Voltage Ramp)	. 34
Power-Off Sequence	. 35
Uncontrolled Power-Off Sequence	. 35
Standard Mode Register Definition	
Mode Register Assignments and Definitions	. 36
Commands and Timing	. 46
ACTIVATE Command	
8-Bank Device Operation	. 47
Read and Write Access Modes	. 48
Burst READ Command	. 49
<sup>t</sup> DQSCK Delta Timing	. 51
Burst WRITE Command	. 55
Write Data Mask	. 59
PRECHARGE Command	. 60
Burst READ Operation Followed by PRECHARGE	. 61
Burst WRITE Followed by PRECHARGE	. 62
Auto Precharge	. 63
Burst READ with Auto Precharge	. 63
Burst WRITE with Auto Precharge	. 64
REFRESH Command	
REFRESH Requirements	. 69
SELF REFRESH Operation	. 71
Partial-Array Self Refresh (PASR) – Bank Masking	. 72
Partial-Array Self Refresh – Segment Masking	. 72
MODE REGISTER READ	
MRR Following Idle Power-Down State	. 75
Temperature Sensor	. 76
DQ Calibration	
MODE REGISTER WRITE	
MRW RESET Command	
MRW ZQ Calibration Commands	. 80
ZQ External Resistor Value, Tolerance, and Capacitive Loading	
MRW – CA Training Mode	
MRW - Write Leveling Mode	
On-Die Termination (ODT)	
ODT Mode Register	



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM

Asychronous ODT	
ODT During READ Operations (READ or MRR)	
ODT During Power-Down	
ODT During Self Refresh	
ODT During Deep Power-Down	
ODT During CA Training and Write Leveling	
Power-Down	
Deep Power-Down	
Input Clock Frequency Changes and Stop Events	
Input Clock Frequency Changes and Clock Stop with CKE LOW	
Input Clock Frequency Changes and Clock Stop with CKE HIGH	
NO OPERATION Command	
Truth Tables	
Absolute Maximum Ratings	
Electrical Specifications – I <sub>DD</sub> Measurements and Conditions	
I <sub>DD</sub> Specifications	
AC and DC Operating Conditions	
AC and DC Logic Input Measurement Levels for Single-Ended Signals	
V <sub>REF</sub> Tolerances	
Input Signal	
Single-Ended Requirements for Differential Signals	
Input Slew Rate	
Output Characteristics and Operating Conditions	120
Single-Ended Output Slew Rate	
Differential Output Slew Rate	
HSUL_12 Driver Output Timing Reference Load	
Output Driver Impedance	
Output Driver Impedance Characteristics with ZQ Calibration	
Output Driver Temperature and Voltage Sensitivity	
Output Impedance Characteristics Without ZQ Calibration	
ODT Levels and I-V Characteristics	
Clock Specification	
<sup>t</sup> CK(abs), <sup>t</sup> CH(abs), and <sup>t</sup> CL(abs)	
Clock Period Jitter	
Clock Period Jitter Effects on Core Timing Parameters	
Cycle Time Derating for Core Timing Parameters	
Clock Cycle Derating for Core Timing Parameters	
Clock Jitter Effects on Command/Address Timing Parameters	
Clock Jitter Effects on Read Timing Parameters	
Clock Jitter Effects on Write Timing Parameters	137
Refresh Requirements	
AC Timing	
CA and CS_n Setup, Hold, and Derating	146
Data Setup, Hold, and Slew Rate Derating	153
Revision History	160
D A 10/15	100



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3\_SDRAM **Features**

# **List of Figures**

Figure 1:	Marketing Part Number Chart	. 2
Figure 2:	216-Ball FBGA – 2 x 4Gb Die	10
Figure 3:	216-Ball FBGA – 4 x 4Gb Die	11
	Dual-Die, Dual-Channel Package Block Diagram	
Figure 5:	Quad-Die, Dual-Channel Package Block Diagram	15
	216-Ball FBGA (12mm x 12mm) – EDF8164A3PK	
	216-Ball FBGA (12mm x 12mm) – EDFA164A2PK	
	Functional Block Diagram	
Figure 9:	Simplified State Diagram	31
Figure 10:	Voltage Ramp and Initialization Sequence	34
Figure 11:	Command and Input Setup and Hold	46
Figure 12:	CKE Input Setup and Hold	46
Figure 13:	ACTIVATE Command	47
Figure 14:	<sup>t</sup> FAW Timing	48
Figure 15:	READ Output Timing	49
Figure 16:	Burst READ – RL = 12, BL = 8, <sup>t</sup> DQSCK > <sup>t</sup> CK	49
	Burst READ – RL = 12, BL = 8, <sup>t</sup> DQSCK < <sup>t</sup> CK	
	Burst READ Followed by Burst WRITE – RL = 12, WL = 6, BL = 8	
Figure 19:	Seamless Burst READ – RL = 6, BL = 8, <sup>t</sup> CCD = 4	51
-	<sup>t</sup> DQSCKDL Timing	
-	<sup>t</sup> DQSCKDM Timing	
-	<sup>t</sup> DQSCKDS Timing	
Figure 23:	Data Input (WRITE) Timing	55
	Burst WRITE	
	Method for Calculating <sup>t</sup> WPRE Transitions and Endpoints	
	Method for Calculating <sup>t</sup> WPST Transitions and Endpoints	
	Burst WRITE Followed by Burst READ	
	Seamless Burst WRITE – WL = 4, BL = 8, <sup>t</sup> CCD = 4	
-	Data Mask Timing	
Figure 30:	Write Data Mask – Second Data Bit Masked	59
Figure 31:	Burst READ Followed by PRECHARGE – BL = 8, RU( <sup>†</sup> RTP(MIN)/ <sup>†</sup> CK) = 2	61
	Burst WRITE Followed by PRECHARGE – BL = 8	
	LPDDR3 – Burst READ with Auto Precharge	
	Burst WRITE with Auto Precharge – BL = 8	
	REFRESH Command Timing	
	Postponing REFRESH Commands	
Figure 37:	Pulling In REFRESH Commands	68
	All-Bank REFRESH Operation	
	Per-Bank REFRESH Operation	
	SELF REFRESH Operation	
	MRR Timing	
	READ to MRR Timing	
	Burst WRITE Followed by MRR	
	MRR After Idle Power-Down Exit	
-	Temperature Sensor Timing	
	MR32 and MR40 DQ Calibration Timing	
0	MODE REGISTER WRITE Timing	
Figure 48:	MODE REGISTER WRITE Timing for MRW RESET	80
	ZQ Timings	
	CA Training Timing	



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM

	Write-Leveling Timing	
	Functional Representation of On-Die Termination	
Figure 53:	Asynchronous ODT Timing – RL = 12	. 89
	Automatic ODT Timing During READ Operation – RL = <i>m</i>	
Figure 55:	ODT Timing During Power-Down, Self Refresh, Deep Power-Down Entry/Exit	. 90
Figure 56:	Power-Down Entry and Exit Timing	. 92
	CKE Intensive Environment	
Figure 58:	REFRESH to REFRESH Timing in CKE Intensive Environments	. 93
Figure 59:	READ to Power-Down Entry	. 93
Figure 60:	READ with Auto Precharge to Power-Down Entry	. 94
Figure 61:	WRITE to Power-Down Entry	. 94
Figure 62:	WRITE with Auto Precharge to Power-Down Entry	. 95
	REFRESH Command to Power-Down Entry	
Figure 64:	ACTIVATE Command to Power-Down Entry	. 96
Figure 65:	PRECHARGE Command to Power-Down Entry	. 96
Figure 66:	MRR Power-Down Entry	. 97
Figure 67:	MRW Command to Power-Down Entry	. 97
Figure 68:	Deep Power-Down Entry and Exit Timing	. 98
	V <sub>REF</sub> DC Tolerance and V <sub>REF</sub> AC Noise Limits	
Figure 70:	LPDDR3-1600 to LPDDR3-1333 Input Signal	115
Figure 71:	LPDDR3-2133 to LPDDR3-1866 Input Signal	116
	Differential AC Swing Time and <sup>t</sup> DVAC	
	Single-Ended Requirements for Differential Signals	
	$V_{IX}$ Definition	
Figure 75:	Differential Input Slew Rate Definition for CK and DQS	121
	Single-Ended Output Slew Rate Definition	
Figure 77:	Differential Output Slew Rate Definition	124
	Overshoot and Undershoot Definition	
	HSUL_12 Driver Output Reference Load for Timing and Slew Rate	
	Output Driver	
	Output Impedance = $240\Omega$ , I-V Curves After ZQRESET	
Figure 82:	Output Impedance = $240\Omega$ , I-V Curves After Calibration	132
Figure 83:	ODT Functional Block Diagram	133
Figure 84:	Typical Slew Rate and tVAC – tIS for CA and CS_n Relative to Clock	149
Figure 85:	Typical Slew Rate – <sup>t</sup> IH for CA and CS_n Relative to Clock	150
	Tangent Line – <sup>t</sup> IS for CA and CS_n Relative to Clock	
	Tangent Line – <sup>t</sup> IH for CA and CS_n Relative to Clock	
Figure 88:	Typical Slew Rate and <sup>t</sup> VAC – <sup>t</sup> DS for DQ Relative to Strobe	156
	Typical Slew Rate – <sup>t</sup> DH for DQ Relative to Strobe	
Figure 90:	Tangent Line – <sup>t</sup> DS for DQ with Respect to Strobe	158
Figure 91:	Tangent Line – <sup>t</sup> DH for DO with Respect to Strobe	159



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3\_SDRAM **Features**

### **List of Tables**

Table 1: 0	Configuration Addressing	. 1
Table 2: 1	Key Timing Parameters	. 2
Table 3: 1	Part Number Description	. 2
Table 4: 1	Ball/Pad Descriptions	12
Table 5: 1	Mode Register Contents	18
Table 6: 1	I <sub>DD</sub> Specifications	19
Table 7: 1	I <sub>DD6</sub> Partial-Array Self Refresh Current at 45°C	21
Table 8: 1	I <sub>DD6</sub> Partial-Array Self Refresh Current at 85°C	21
Table 9: 1	I <sub>DD</sub> Specifications	22
Table 10:	I <sub>DD6</sub> Partial-Array Self Refresh Current at 45°C	24
Table 11:	I <sub>DD6</sub> Partial-Array Self Refresh Current at 85°C	25
Table 12:	Input/Output Capacitance	26
Table 13:	Voltage Ramp Conditions	32
Table 14:	Initialization Timing Parameters	34
	Power Supply Conditions	
	Power-Off Timing	
Table 17:	Mode Register Assignments	36
	MR0 Device Feature 0 (MA[7:0] = 00h)	
	MR0 Op-Code BIt Definitions	
	MR1 Device Feature 1 (MA[7:0] = 01h)	
Table 21:	MR1 Op-Code Bit Definitions	38
	Burst Sequence	
	MR2 Device Feature 2 (MA[7:0] = 02h)	
	MR2 Op-Code Bit Definitions	
	LPDDR3 READ and WRITE Latency	
	MR3 I/O Configuration 1 (MA[7:0] = 03h)	
	MR3 Op-Code Bit Definitions	
	MR4 Device Temperature (MA[7:0] = 04h)	
	MR4 Op-Code Bit Definitions	
	MR5 Basic Configuration 1 (MA[7:0] = 05h)	
	MR5 Op-Code Bit Definitions	
	MR6 Basic Configuration 2 (MA[7:0] = 06h)	
	MR6 Op-Code Bit Definitions	
	MR7 Basic Configuration 3 (MA[7:0] = 07h)	
	MR7 Op-Code Bit Definitions	
Table 36:	MR8 Basic Configuration 4 (MA[7:0] = 08h)	42
	MR8 Op-Code Bit Definitions	
	MR9 Test Mode (MA[7:0] = 09h)	
	MR10 Calibration (MA[7:0] = $0$ Ah)	
	MR10 Op-Code Bit Definitions	
	MR11 ODT Control (MA[7:0] = 0Bh)	
	MR11 Op-Code Bit Definitions	
	MR16 PASR Bank Mask (MA[7:0] = 010h)	
	MR16 Op-Code Bit Definitions	
	MR17 PASR Segment Mask (MA[7:0] = 011h)	
	MR17 PASR Segment Mask Definitions	
Table 47:	MR17 PASR Row Address Ranges in Masked Segments	44
	MR63 RESET (MA[7:0] = 3Fh) – MRW Only	
	Reserved Mode Registers	
Table 50:	Bank Selection for PRECHARGE by Address Bits	60



### 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM **Features**

Table 51:	PRECHARGE and Auto Precharge Clarification	65
Table 52:	REFRESH Command Scheduling Separation Requirements	67
Table 53:	Bank- and Segment-Masking Example	73
Table 54:	Temperature Sensor Definitions and Operating Conditions	76
Table 55:	Data Calibration Pattern Description	78
Table 56:	Truth Table for MRR and MRW	80
Table 57:	CA Training Mode Enable (MR41 (29H, 0010 1001b), OP = A4H (1010 0100b))	84
Table 58:	CA Training Mode Disable (MR42 (2AH, 0010 1010b), OP = A8H(1010 1000b))	84
Table 59:	CA to DQ Mapping (CA Training Mode Enabled with MR41)	84
Table 60:	CA Training Mode Enable (MR48 (30H, 0011 0000b), OP = C0H (1100 0000b))	85
Table 61:	CA to DQ Mapping (CA Training Mode Enabled with MR48)	85
Table 62:	DRAM Termination Function in Write-Leveling Mode	89
	ODT States Truth Table	
Table 64:	Command Truth Table	100
Table 65:	CKE Truth Table	101
Table 66:	Current State Bank <i>n</i> to Command to Bank <i>n</i> Truth Table	102
Table 67:	Current State Bank <i>n</i> to Command to Bank <i>m</i> Truth Table	104
Table 68:	DM Truth Table	107
Table 69:	Absolute Maximum DC Ratings	107
	Switching for CA Input Signals	
	Switching for I <sub>DD4R</sub>	
	Switching for I <sub>DD4W</sub>	
	I <sub>DD</sub> Specification Parameters and Operating Conditions	
	Recommended DC Operating Conditions	
	Input Leakage Current	
	Operating Temperature Range	
	Single-Ended AC and DC Input Levels for CA and CS_n Inputs	
	Single-Ended AC and DC Input Levels for CKE	
	Single-Ended AC and DC Input Levels for DQ and DM	
	Differential AC and DC Input Levels	
	CK and DQS Time Requirements Before Ringback ( <sup>t</sup> DVAC)	
	Single-Ended Levels for CK and DQS	
	Crosspoint Voltage for Differential Input Signals (CK, CK_c, DQS_t, DQS_c)	
	Differential Input Slew Rate Definition	
	Single-Ended AC and DC Output Levels	
	Differential AC and DC Output Levels	
	Single-Ended Output Slew Rate Definition	
	Single-Ended Output Slew Rate	
	Differential Output Slew Rate Definition	
	Differential Output Slew Rate	
	AC Overshoot/Undershoot Specification	
	Output Driver DC Electrical Characteristics with ZQ Calibration	
	Output Driver Sensitivity Definition	
	Output Driver Temperature and Voltage Sensitivity	
	Output Driver DC Electrical Characteristics Without ZQ Calibration	
	I-V Curves	
	ODT DC Electrical Characteristics ( $R_{ZQ} = 240\Omega$ After Proper ZQ Calibration)	
	Definitions and Calculations	
	<sup>t</sup> CK(abs), <sup>t</sup> CH(abs), and <sup>t</sup> CL(abs) Definitions	
	: Refresh Requirement Parameters (Per Density)	
	: AC Timing	
	: CA Setup and Hold Base Values	
	<del>-</del>	



### 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Features

Table 103:	CS_n Setup and Hold Base Values	147
	Derating Values for AC/DC-Based <sup>t</sup> IS/ <sup>t</sup> IH (AC150)	
Table 105:	Derating Values for AC/DC-Based <sup>t</sup> IS/ <sup>t</sup> IH (AC135)	147
Table 106:	Required Time for Valid Transition – ${}^{t}VAC > V_{IH(AC)}$ and ${}^{t}V_{IL(AC)}$	148
	Data Setup and Hold Base Values	
Table 108:	Derating Values for AC/DC-Based <sup>t</sup> DS/ <sup>t</sup> DH (AC150)	154
Table 109:	Derating Values for AC/DC-Based <sup>t</sup> DS/ <sup>t</sup> DH (AC135)	154
Table 110:	Required Time for Valid Transition – ${}^{t}VAC > V_{IH(AC)}$ or ${}^{t}V_{IL(AC)}$	155

# Preliminary

8Gb,

16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Ball Assignments

### **Ball Assignments**

#### Figure 2: 216-Ball FBGA - 2 x 4Gb Die



# Preliminary

8Gb,

16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Ball Assignments

### **Ball Assignments**

#### Figure 3: 216-Ball FBGA - 4 x 4Gb Die





# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Ball Descriptions

### **Ball Descriptions**

The ball/pad description table below is a comprehensive list of signals for the device family. All signals listed may not be supported on this device. See ball assignments for information specific to this device.

**Table 4: Ball/Pad Descriptions** 

Symbol	Туре	Description
CA[9:0]_A,	Input	Command/address inputs: Provide the command and address inputs according to the
CA[9:0]_B		command truth table. A separate CA[9:0] is provided for each channel (A and B).
CK_t_B, CK_t_A	Input	Clock: Differential clock inputs. All CA inputs are sampled on both rising and falling
CK_c_B, CK_c_A		edges of CK. CS and CKE inputs are sampled at the rising edge of CK. AC timings are
CIVE[4 0] A		referenced to clock. A separate CK_t/CK_c is provided for each channel (A and B).
CKE[1:0]_A, CKE[1:0]_B	Input	<b>Clock enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock signals, input buffers, and output drivers. Power-saving modes are entered and exited via CKE
CKL[1.0]_B		transitions. CKE is considered part of the command code. CKE is sampled on the rising
		edge of CK. A separate CKE is provided for each channel (A and B).
CS[1:0]_n_A,	Input	Chip select: Considered part of the command code and is sampled on the rising edge
CS[1:0]_n_B		of CK. A separate CS_n is provided for each channel (A and B).
DM[3:0]_B,	Input	Input data mask: Input mask signal for write data. Although DM balls are input-only,
DM[3:0]_A		the DM loading is designed to match that of DQ and DQS balls. DM[3:0] is DM for each
		of the four data bytes, respectively. A separate DM[3:0] is provided for each channel (A and B).
ODT_B, ODT_A	Input	On-die termination: Enables and disables termination on the DRAM DQ bus according
ODI_B, ODI_A	iliput	to the specified mode register settings. For packages that do not support ODT, the ODT
		signal may be grounded internally. A separate ODT provided for each channel (A and
		B).
DQ[31:0]_B,	I/O	Data input/output: Bidirectional data bus. A separate DQ[11:0] is provided for each
DQ[31:0]_A		channel (A and B).
DQS[3:0]_t_B,	I/O	<b>Data strobe:</b> Bidirectional (used for read and write data) and complementary (DQS_t
DQS[3:0]_t_A,		and DQS_c). It is edge-aligned output with read data and centered input with write da-
DQS[3:0]_c_B, DQS[3:0]_c_A		ta. DQS[3:0]_t/DQS[3:0]_c is DQS for each of the four data bytes, respectively. A separate DQS[3:0]_t and DQS[3:0]_c is provided for each channel (A and B).
V <sub>DDQ</sub>	Supply	DQ power supply: Isolated on the die for improved noise immunity.
V <sub>SSQ</sub>	Supply	DQ ground: Isolated on the die for improved noise immunity.
V <sub>DDCA</sub>	Supply	Command/address power supply: Command/address power supply.
V <sub>SSCA</sub>	Supply	Command/address ground: Isolated on the die for improved noise immunity.
V <sub>DD1</sub>	Supply	Core power: Supply 1.
V <sub>DD2</sub>	Supply	Core power: Supply 2.
V <sub>SS</sub>	Supply	Common ground.
V <sub>REFCA</sub> _B, V <sub>REFCA</sub> _A	Supply	<b>Reference voltage:</b> V <sub>REFCA</sub> is reference for command/address input buffers, V <sub>REFDQ</sub> is
V <sub>REFDQ</sub> B, V <sub>REFDQ</sub> A		reference for DQ input buffers. A separate $V_{REFCA}$ and $V_{REFDQ}$ provided for each channel (A and B).
ZQ_B, ZQ_A	Reference	External reference ball for output drive calibration: This ball is tied to an external
		240 $\Omega$ resistor (RZQ), which is tied to V <sub>SSQ</sub> . A separate ZQ is provided for each channel (A
		and B).



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Ball Descriptions


### **Table 4: Ball/Pad Descriptions (Continued)**

Symbol	Туре	Description		
DNU	_	not use: Must be grounded or left floating.		
NC	_	No connect: Not internally connected.		
(NC)		<b>No connect:</b> Balls indicated as (NC) are no connects; however, they could be connected together internally.		

# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Package Block Diagrams


### **Package Block Diagrams**

Figure 4: Dual-Die, Dual-Channel Package Block Diagram



### 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Package Block Diagrams

Figure 5: Quad-Die, Dual-Channel Package Block Diagram





Note: 1. The ODT input is connected to rank 0. The ODT input to rank 1 is connected to V<sub>SS</sub> in the package.

# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Package Dimensions

# **Package Dimensions**

Figure 6: 216-Ball FBGA (12mm x 12mm) - EDF8164A3PK







Notes:

- 1. Package drawing: ECA-TS2-0498-01.
- 2. All dimensions are in millimeters.

# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Package Dimensions

Figure 7: 216-Ball FBGA (12mm x 12mm) - EDFA164A2PK





- Notes: 1. Package drawing: ECA-TS2-0499-01.
  - 2. All dimensions are in millimeters.



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM MR0, MR5-MR8 Readout

### MR0, MR5-MR8 Readout

#### **Table 5: Mode Register Contents**

<b>Mode Register</b>	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR0		OP6 = 1b indicates support for WL set B OP7 = 1b indicates that the option for RL3 is supported OP6 and OP7 = 1b for this package						
MR5			М	anufacturer II	D = 0000 001	1b		
MR6			Revisi	on ID1 = 0000	0010b: Revi	sion C		
MR7				Revision II	)2 = (RFU)			
MR8	I/O W	I/O Width Density Type						pe
	00b: x32 0110b: 4Gb 11b: \$8						: S8	

Note: 1. The contents of MR0 and MR5–MR8 will reflect the manufacturer ID, die revision, and interface configurations for each die for each package.



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM I<sub>DD</sub> Specifications – Dual Die, Dual Channel

# **IDD** Specifications – Dual Die, Dual Channel

#### **Table 6: IDD Specifications**

 $V_{DD2}$ ,  $V_{DDO}$ ,  $V_{DDCA} = 1.14-1.30V$ ;  $V_{DD1} = 1.70-1.95V$ ;  $T_C = -30^{\circ}C$  to  $+85^{\circ}C$ 

Symbol			eed						
	Supply	1600	1333	Unit	Parameter/Condition				
I <sub>DD01</sub>	V <sub>DD1</sub>	12	12	mA	All devices in operating one bank active-precharge				
I <sub>DD02</sub>	V <sub>DD2</sub>	60	60	1	${}^{t}CK = {}^{t}CK(avg) MIN; {}^{t}RC = {}^{t}RC (MIN); CKE is HIGH; CS_n$				
I <sub>DD0,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	12	12	7	is HIGH between valid commands; CA bus inputs are SWITCHING;				
					Data bus inputs are STABLE				
I <sub>DD2P1</sub>	V <sub>DD1</sub>	0.8	0.8	mA	All devices in idle power-down standby current				
I <sub>DD2P2</sub>	V <sub>DD2</sub>	1.8	1.8		tCK = tCK(avg) MIN; CKE is LOW; CS_n is HIGH; All banks are idle; CA bus inputs are SWITCHING;				
I <sub>DD2P,in</sub>	$V_{DDCA} + V_{DDQ}$	0.2	0.2		Data bus inputs are STABLE				
I <sub>DD2PS1</sub>	V <sub>DD1</sub>	0.8	0.8	mA	All devices in idle power-down standby current with				
I <sub>DD2PS2</sub>	V <sub>DD2</sub>	1.8	1.8		clock stop				
I <sub>DD2PS,in</sub>	$V_{DDCA} + V_{DDQ}$	0.2	0.2		CK_t = LOW, CK_c = HIGH; CKE is LOW; CS_n is HIGH; All banks are idle;				
					CA bus inputs are STABLE;				
					Data bus inputs are STABLE				
I <sub>DD2N1</sub>	V <sub>DD1</sub>	0.8	8.0	mA	All devices in idle non power-down standby current tCK = tCK(avg) MIN; CKE is HIGH;				
I <sub>DD2N2</sub>	V <sub>DD2</sub>	23	22		CS_n is HIGH; All banks are idle;				
I <sub>DD2N,in</sub>	$V_{DDCA} + V_{DDQ}$	12	12		CA bus inputs are SWITCHING;				
					Data bus inputs are STABLE				
I <sub>DD2NS1</sub>	V <sub>DD1</sub>	0.8	0.8	mA	All devices in idle non power-down standby current				
I <sub>DD2NS2</sub>	V <sub>DD2</sub>	19	19		with clock stop				
I <sub>DD2NS,in</sub>	$V_{DDCA} + V_{DDQ}$	12	12		CK_t = LOW, CK_c = HIGH; CKE is HIGH; CS_n is HIGH; All banks are idle;				
					CA bus inputs are STABLE;				
					Data bus inputs are STABLE				
I <sub>DD3P1</sub>	V <sub>DD1</sub>	1.4	1.4	mA	All devices in active power-down standby current				
I <sub>DD3P2</sub>	V <sub>DD2</sub>	10	10		tCK = tCK(avg) MIN; CKE is LOW;				
I <sub>DD3P,in</sub>	$V_{DDCA} + V_{DDQ}$	0.2	0.2		CS_n is HIGH; One bank is active; CA bus inputs are SWITCHING;				
					Data bus inputs are STABLE				
I <sub>DD3PS1</sub>	V <sub>DD1</sub>	1.4	1.4	mA	All devices in active power-down standby current with				
I <sub>DD3PS2</sub>	V <sub>DD2</sub>	10	10	1	clock stop				
I <sub>DD3PS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	0.2	0.2	1	CK_t = LOW, CK_c = HIGH; CKE is LOW;				
JJ 3,III	DDCA DDQ				CS_n is HIGH; One bank is active; CA bus inputs are STABLE;				
					Data bus inputs are STABLE,				
I <sub>DD3N1</sub>	V <sub>DD1</sub>	2.0	2.0	mA	All devices in active non power-down standby current				
I <sub>DD3N2</sub>	V <sub>DD2</sub>	25	24	1	<sup>t</sup> CK = <sup>t</sup> CK(avg) MIN; CKE is HIGH;				
I <sub>DD3N,in</sub>	$V_{DDCA} + V_{DDQ}$	12	12	1	CS_n is HIGH; One bank is active;				
- 2014	2221 224				CA bus inputs are SWITCHING; Data bus inputs are STABLE				



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM I<sub>DD</sub> Specifications – Dual Die, Dual Channel

# Table 6: $I_{DD}$ Specifications (Continued)

 $V_{DD2}$ ,  $V_{DDQ}$ ,  $V_{DDCA}$  = 1.14–1.30V;  $V_{DD1}$  = 1.70–1.95V;  $T_{C}$  = –30°C to +85°C

DDZ, DDQ.	DDCA = 1.14-1.30V, V		eed		
Symbol	Supply	1600	1333	Unit	Parameter/Condition
I <sub>DD3NS1</sub>	V <sub>DD1</sub>	2.0	2.0	mA	All devices in active non power-down standby current
I <sub>DD3NS2</sub>	V <sub>DD2</sub>	21	21		with clock stop
I <sub>DD3NS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	12	12		CK_t = LOW, CK_c = HIGH; CKE is HIGH; CS_n is HIGH; One bank is active; CA bus inputs are STABLE; Data bus inputs are STABLE
I <sub>DD4R1</sub>	V <sub>DD1</sub>	4.0	4.0	mA	All devices in operating burst read
I <sub>DD4R2</sub>	V <sub>DD2</sub>	400	350		<sup>t</sup> CK = <sup>t</sup> CK(avg) MIN; CS_n is HIGH between valid com-
I <sub>DD4R,in</sub>	V <sub>DDCA</sub>	12	12		mands; One bank is active; BL = 8; RL = RL (MIN); CA bus inputs are SWITCHING; 50% data change occurs at each burst transfer
I <sub>DD4W1</sub>	V <sub>DD1</sub>	4.0	4.0	mA	All devices in operating burst write
I <sub>DD4W2</sub>	V <sub>DD2</sub>	380	330		$^{t}CK = {}^{t}CK(avg)$ MIN; CS_n is HIGH between valid com-
I <sub>DD4W,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	12	12		mands; One bank is active; BL = 8; WL = WL (MIN); CA bus inputs are SWITCHING; 50% data change occurs at each burst transfer
I <sub>DD51</sub>	V <sub>DD1</sub>	40	40	mA	All devices in all bank auto-refresh
I <sub>DD52</sub>	V <sub>DD2</sub>	200	200		tCK = tCK(avg) MIN; CKE is HIGH between valid com-
I <sub>DD5,in</sub>	$V_{DDCA} + V_{DDQ}$	12	12		mands;  tRC = tRFCab (MIN); Burst refresh;  CA bus inputs are SWITCHING;  Data bus inputs are STABLE
I <sub>DD5AB1</sub>	V <sub>DD1</sub>	4.0	4.0	mA	All devices in all bank auto-refresh
I <sub>DD5AB2</sub>	V <sub>DD2</sub>	24	23		<sup>t</sup> CK = <sup>t</sup> CK(avg) MIN; CKE is HIGH between valid com-
I <sub>DD5AB,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	12	12		mands;  tRC = tREFI;  CA bus inputs are SWITCHING;  Data bus inputs are STABLE
I <sub>DD5PB1</sub>	V <sub>DD1</sub>	4.0	4.0	mA	All devices in per bank auto-refresh
I <sub>DD5PB2</sub>	V <sub>DD2</sub>	24	23		tCK = tCK(avg) MIN; CKE is HIGH between valid com-
I <sub>DD5PB,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	12	12		mands;  tRC = tREFIpb;  CA bus inputs are SWITCHING;  Data bus inputs are STABLE
I <sub>DD81</sub>	V <sub>DD1</sub>	32	32	μA	All devices in deep power-down
I <sub>DD82</sub>	V <sub>DD2</sub>	12	12		CK_t = LOW, CK _c = HIGH; CKE is LOW;
I <sub>DD8,in</sub>	$V_{DDCA} + V_{DDQ}$	24	24		CA bus inputs are STABLE; Data bus inputs are STABLE

Notes: 1. Published  $I_{DD}$  values are the maximum of the distribution of the arithmetic mean.

2. I<sub>DD</sub> current specifications are tested after the device is properly initialized.



# **Cron**° 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM I<sub>DD</sub> Specifications – Dual Die, Dual Channel

### Table 7: I<sub>DD6</sub> Partial-Array Self Refresh Current at 45°C

 $V_{DD2}$ ,  $V_{DDO}$ ,  $V_{DDCA} = 1.14-1.30V$ ;  $V_{DD1} = 1.70-1.95V$ 

PASR	Supply	Value	Unit	Parameter/Condition
Full array	V <sub>DD1</sub>	400	μΑ	All devices in self-refresh
	V <sub>DD2</sub>	1600		$CK_t = LOW, CK_c = HIGH;$
	$V_{DDCA} + V_{DDQ}$	20		CKE is LOW; CA bus inputs are STABLE;
1/2 array	V <sub>DD1</sub>	320		Data bus inputs are STABLE
	V <sub>DD2</sub>	1000		·
	$V_{DDCA} + V_{DDQ}$	20		
1/4 array	V <sub>DD1</sub>	260		
	$V_{DD2}$	600		
	$V_{DDCA} + V_{DDQ}$	20		
1/8 array	V <sub>DD1</sub>	240		
	$V_{DD2}$	400		
	$V_{DDCA} + V_{DDQ}$	20		

Note: 1. I<sub>DD6</sub> 45°C is typical of the distribution of the arithmetic mean.

#### Table 8: IDD6 Partial-Array Self Refresh Current at 85°C

 $V_{DD2}$ ,  $V_{DD0}$ ,  $V_{DDCA} = 1.14-1.30V$ ;  $V_{DD1} = 1.70-1.95V$ 

PASR	Supply	Value	Unit	Parameter/Condition
Full array	V <sub>DD1</sub>	1800	μΑ	All devices in self refresh
	V <sub>DD2</sub>	6400		$CK_t = LOW, CK_c = HIGH;$
	$V_{DDCA} + V_{DDQ}$	24		CKE is LOW; CA bus inputs are STABLE;
1/2 array	V <sub>DD1</sub>	1300	· ·	Data bus inputs are STABLE
	V <sub>DD2</sub>	4400		·
	$V_{DDCA} + V_{DDQ}$	24		
1/4 array	V <sub>DD1</sub>	1100		
	$V_{DD2}$	3400		
	$V_{DDCA} + V_{DDQ}$	24		
1/8 array	V <sub>DD1</sub>	1000		
	$V_{DD2}$	2800		
	$V_{DDCA} + V_{DDQ}$	24		

Note: 1. I<sub>DD6</sub> 85°C is the maximum of the distribution of the arithmetic mean.



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM I<sub>DD</sub> Specifications – Quad Die, Dual Channel

### **IDD** Specifications - Quad Die, Dual Channel

#### **Table 9: IDD Specifications**

 $V_{DD2}$ ,  $V_{DDO}$ ,  $V_{DDCA} = 1.14-1.30V$ ;  $V_{DD1} = 1.70-1.95V$ ;  $T_C = -30^{\circ}C$  to  $+85^{\circ}C$ 

302. DDQ!	VDDCA = 1.14-1.30		Speed					
Symbol	Supply	1866	1600	1333	Unit	Parameter/Condition		
I <sub>DD01</sub>	V <sub>DD1</sub>	12	12	12	mA	2 devices in operating one bank active-precharge;		
I <sub>DD02</sub>	V <sub>DD2</sub>	62	60	60		2 devices in deep power-down. Conditions for op-		
I <sub>DD0,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	12	12	12		erating devices are:  tCK = tCK(avg) MIN;tRC = tRC (MIN); CKE is HIGH;  CS_n is HIGH between valid commands;  CA bus inputs are SWITCHING;  Data bus inputs are STABLE		
I <sub>DD2P1</sub>	V <sub>DD1</sub>	1.6	1.6	1.6	mA	All devices in idle power-down standby current <sup>t</sup> CK		
I <sub>DD2P2</sub>	V <sub>DD2</sub>	3.6	3.6	3.6		= <sup>t</sup> CK(avg) MIN; CKE is LOW; CS_n is HIGH;		
I <sub>DD2P,in</sub>	$V_{\rm DDCA} + V_{\rm DDQ}$	0.4	0.4	0.4		All banks are idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE		
I <sub>DD2PS1</sub>	V <sub>DD1</sub>	1.6	1.6	1.6	mA	All devices in idle power-down standby current		
I <sub>DD2PS2</sub>	$V_{DD2}$	3.6	3.6	3.6		with clock stop		
I <sub>DD2PS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	0.4	0.4	0.4		CK_t = LOW, CK_c = HIGH; CKE is LOW; CS_n is HIGH; All banks are idle; CA bus inputs are STABLE; Data bus inputs are STABLE		
I <sub>DD2N1</sub>	V <sub>DD1</sub>	1.6	1.6	1.6	mA	All devices in idle non power-down standby cur-		
I <sub>DD2N2</sub>	V <sub>DD2</sub>	48	46	44		rent		
I <sub>DD2N,in</sub>	$V_{DDCA} + V_{DDQ}$	24	24	24		tCK = tCK(avg) MIN; CKE is HIGH; CS_n is HIGH; All banks are idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE		
I <sub>DD2NS1</sub>	V <sub>DD1</sub>	1.6	1.6	1.6	mA	All devices in idle non power-down standby cur-		
I <sub>DD2NS2</sub>	V <sub>DD2</sub>	38	38	38		rent with clock stop		
I <sub>DD2NS,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	24	24	24		CK_t = LOW, CK_c = HIGH; CKE is HIGH; CS_n is HIGH; All banks are idle; CA bus inputs are STABLE; Data bus inputs are STABLE		
I <sub>DD3P1</sub>	V <sub>DD1</sub>	2.8	2.8	2.8	mA	All devices in active power-down standby current		
I <sub>DD3P2</sub>	V <sub>DD2</sub>	20	20	20		tCK = tCK(avg) MIN; CKE is LOW; CS_n is HIGH; One bank is active;		
I <sub>DD3P,in</sub>	$V_{DDCA} + V_{DDQ}$	0.4	0.4	0.4		CA bus inputs are SWITCHING; Data bus inputs are STABLE		
I <sub>DD3PS1</sub>	V <sub>DD1</sub>	2.8	2.8	2.8	mA	All devices in active power-down standby current		
I <sub>DD3PS2</sub>	V <sub>DD2</sub>	20	20	20		with clock stop		
I <sub>DD3PS</sub> ,in	V <sub>DDCA</sub> + V <sub>DDQ</sub>	0.4	0.4	0.4		CK_t = LOW, CK_c = HIGH; CKE is LOW; CS_n is HIGH; One bank is active; CA bus inputs are STABLE; Data bus inputs are STABLE		



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM I<sub>DD</sub> Specifications – Quad Die, Dual Channel

### **Table 9: IDD Specifications (Continued)**

 $V_{DD2}$ ,  $V_{DDQ}$ ,  $V_{DDCA}$  = 1.14–1.30V;  $V_{DD1}$  = 1.70–1.95V;  $T_C$  = –30°C to +85°C

552. DDQ!	$V_{DDCA} = 1.14 - 1.30$		Speed						
Symbol	Supply	1866	1600	1333	Unit	Parameter/Condition			
I <sub>DD3N1</sub>	V <sub>DD1</sub>	4.0	4.0	4.0	mA	All devices in active non power-down standby cur-			
I <sub>DD3N2</sub>	V <sub>DD2</sub>	52	50	48		rent			
I <sub>DD3N,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	24	24	24		tCK = tCK(avg) MIN; CKE is HIGH; CS_n is HIGH; One bank is active; CA bus inputs are SWITCHING; Data bus inputs are STABLE			
I <sub>DD3NS1</sub>	V <sub>DD1</sub>	4.0	4.0	4.0	mA	All devices in active non power-down standby cur-			
I <sub>DD3NS2</sub>	V <sub>DD2</sub>	42	42	42		rent with clock stop			
I <sub>DD3NS,in</sub>	$V_{DDCA} + V_{DDQ}$	24	24	24		CK_t = LOW, CK_c = HIGH; CKE is HIGH; CS_n is HIGH; One bank is active; CA bus inputs are STABLE; Data bus inputs are STABLE			
I <sub>DD4R1</sub>	V <sub>DD1</sub>	4.0	4.0	4.0	mA	2 devices in operating burst read; 2 devices in deep			
I <sub>DD4R2</sub>	V <sub>DD2</sub>	460	400	350		power-down.			
I <sub>DD4R,in</sub>	V <sub>DDCA</sub>	12	12	12		Conditions for operating devices are:  tCK = tCK(avg) MIN; CS_n is HIGH between valid commands;  One bank is active; BL = 8; RL = RL (MIN);  CA bus inputs are SWITCHING;  50% data change occurs at each burst transfer			
I <sub>DD4W1</sub>	V <sub>DD1</sub>	4.0	4.0	4.0	mA	2 devices in operating burst write; 2 devices in			
I <sub>DD4W2</sub>	$V_{DD2}$	440	380	330		deep power-down			
I <sub>DD4W,in</sub>	$V_{DDCA} + V_{DDQ}$	12	12	12		Conditions for operating devices are:  tCK = tCK(avg) MIN; CS_n is HIGH between valid commands;  One bank is active; BL = 8; WL = WL (MIN);  CA bus inputs are SWITCHING;  50% data change occurs at each burst transfer			
I <sub>DD51</sub>	V <sub>DD1</sub>	40	40	40	mA	2 devices in all bank auto-refresh; 2 devices in			
I <sub>DD52</sub>	V <sub>DD2</sub>	200	200	200		deep power-down.			
I <sub>DD5,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	12	12	12		Conditions for operating devices are:  tCK = tCK(avg) MIN; CKE is HIGH between valid commands;  tRC = tRFCab (MIN); Burst refresh; CA bus inputs are SWITCHING; Data bus inputs are STABLE			
I <sub>DD5AB1</sub>	V <sub>DD1</sub>	4.0	4.0	4.0	mA	2 devices in all bank auto-refresh; 2 devices in			
I <sub>DD5AB2</sub>	V <sub>DD2</sub>	25	24	23		deep power-down.			
I <sub>DD5AB,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	12	12	12		Conditions for operating devices are:  tCK = tCK(avg) MIN; CKE is HIGH between valid commands;  tRC = tREFI;  CA bus inputs are SWITCHING;  Data bus inputs are STABLE			



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM I<sub>DD</sub> Specifications – Quad Die, Dual Channel

### **Table 9: IDD Specifications (Continued)**

 $V_{DD2}$ ,  $V_{DDO}$ ,  $V_{DDCA} = 1.14-1.30V$ ;  $V_{DD1} = 1.70-1.95V$ ;  $T_C = -30^{\circ}C$  to  $+85^{\circ}C$ 

			Speed					
Symbol	Supply	1866	1600	1333	Unit	Parameter/Condition		
I <sub>DD5PB1</sub>	V <sub>DD1</sub>	4.0	4.0	4.0	mA	2 devices in per bank auto-refresh; 2 devices in		
I <sub>DD5PB2</sub>	V <sub>DD2</sub>	25	24	23		deep power-down.		
I <sub>DD5PB,in</sub>	$V_{DDCA} + V_{DDQ}$	12	12	12		Conditions for operating devices are:  tCK = tCK(avg) MIN; CKE is HIGH between valid commands;  tRC = tREFIpb; CA bus inputs are SWITCHING; Data bus inputs are STABLE		
I <sub>DD81</sub>	V <sub>DD1</sub>	64	64	64	μA	All devices in deep power-down		
I <sub>DD82</sub>	V <sub>DD2</sub>	24	24	24		CK_t = LOW, CK _c = HIGH; CKE is LOW;		
I <sub>DD8,in</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	48	48	48		CA bus inputs are STABLE; Data bus inputs are STABLE		

Notes: 1. Published I<sub>DD</sub> values are the maximum of the distribution of the arithmetic mean.

2. I<sub>DD</sub> current specifications are tested after the device is properly initialized.

### Table 10: I<sub>DD6</sub> Partial-Array Self Refresh Current at 45°C

 $V_{DD2}$ ,  $V_{DDO}$ ,  $V_{DDCA} = 1.14-1.30V$ ;  $V_{DD1} = 1.70-1.95V$ 

PASR	Supply	Value	Unit	Parameters/Conditions
Full array	V <sub>DD1</sub>	800	μΑ	All devices in self refresh
	V <sub>DD2</sub>	3200		$CK_t = LOW, CK_c = HIGH;$
	$V_{DDCA} + V_{DDQ}$	40		CKE is LOW; CA bus inputs are STABLE;
1/2 array	V <sub>DD1</sub>	640		Data bus inputs are STABLE
	V <sub>DD2</sub>	2000		
	$V_{DDCA} + V_{DDQ}$	40		
1/4 array	V <sub>DD1</sub>	520		
	$V_{DD2}$	1200		
	$V_{DDCA} + V_{DDQ}$	40		
1/8 array	V <sub>DD1</sub>	480		
	$V_{DD2}$	800		
	$V_{DDCA} + V_{DDQ}$	40		

Note: 1. I<sub>DD6</sub> 45°C is typical of the distribution of the arithmetic mean.



# **9 Cron**° 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM I<sub>DD</sub> Specifications – Quad Die, Dual Channel

### Table 11: I<sub>DD6</sub> Partial-Array Self Refresh Current at 85°C

 $V_{DD2}$ ,  $V_{DDO}$ ,  $V_{DDCA} = 1.14-1.30V$ ;  $V_{DD1} = 1.70-1.95V$ 

PASR	Supply	Value	Unit	Parameters/Conditions
Full array	V <sub>DD1</sub>	3600	μΑ	All devices in self refresh
	V <sub>DD2</sub>	12,800		CK_t = LOW, CK_c = HIGH;
	$V_{DDCA} + V_{DDQ}$	48		CKE is LOW; CA bus inputs are STABLE;
1/2 array	V <sub>DD1</sub>	2600		Data bus inputs are STABLE
	V <sub>DD2</sub>	8800		
	$V_{DDCA} + V_{DDQ}$	48		
1/4 array	V <sub>DD1</sub>	2200		
	V <sub>DD2</sub>	6800		
	$V_{DDCA} + V_{DDQ}$	48		
1/8 array	V <sub>DD1</sub>	2000		
	V <sub>DD2</sub>	5600		
	$V_{DDCA} + V_{DDQ}$	48		

Note: 1.  $I_{DD6}$  85°C is the maximum of the distribution of the arithmetic mean.



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Pin Capacitance

### **Pin Capacitance**

**Table 12: Input/Output Capacitance** 

Part Number	Density	Parameter	Symbol	Min	Max	Unit	Notes
EDF8164A3PK	8Gb	Input capacitance,	C <sub>CK</sub>	1.0	2.5	pF	1, 2
EDFA164A2PK	16Gb	CK_t and CK_c		1.5	3.5		
EDF8164A3PK	8Gb	Input capacitance, all other	C <sub>I1</sub>	1.0	2.5	рF	1, 2
EDFA164A2PK	16Gb	input-only pins except CS_n, CKE, and ODT		1.0	3.5		
EDF8164A3PK	8Gb	Input/output capacitance,	C <sub>IO</sub>	1.0	3.5	рF	1, 2, 3
EDFA164A2PK	16Gb	DQ, DM, DQS_t, DQS_c		2.0	5.0		
EDF8164A3PK	8Gb	Input/output capacitance,	C <sub>ZQ</sub>	1.0	2.5	pF	1, 2, 3
EDFA164A2PK	16Gb	ZQ		1.5	3.5	1	

- Notes: 1. This parameter is not subject to production testing. It is verified by design and character-
  - 2. These parameters are measured on f = 100 MHz,  $V_{OUT} = V_{DDQ/2}$ ,  $T_A$  = +25 °C.
  - 3. D<sub>OUT</sub> circuits are disabled.



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM LPDDR3 Array Configuration

### **LPDDR3 Array Configuration**

The 4Gb Mobile Low-Power DDR3 SDRAM (LPDDR3) is a high-speed CMOS, dynamic random-access memory containing 4,294,967,296-bits. The device is internally configured as an eight-bank DRAM. Each of the x16's 536,870,912-bit banks is organized as 16,384 rows by 2048 columns by 16 bits. Each of the x32's 536,870,912-bit banks is organized as 16,384 rows by 1024 columns by 32 bits.

#### **General Notes**

Throughout the data sheet, figures and text refer to DQs as "DQ." DQ should be interpreted as any or all DQ collectively, unless specifically stated otherwise.

"DQS" and "CK" should be interpreted as DQS\_t, DQS\_c and CK\_t, CK\_c, respectively, unless specifically stated otherwise. "BA" and "CA" include all BA and CA pins, respectively, used for a given density.

Complete functionality may be described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Timing diagrams reflect a single-channel device.

In timing diagrams, "CMD" is used as an indicator only. Actual signals occur on CA[9:0].

 $V_{REF}$  indicates  $V_{REFCA}$  and  $V_{REFDO}$ .

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Functional Description

# **Functional Description**

Mobile LPDDR3 is a high-speed SDRAM internally configured as an 8-bank memory device. LPDDR3 uses a double data rate architecture on the command/address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus is used to transmit command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the rising and falling edges of the clock.


LPDDR3 uses a double data rate architecture on the DQ pins to achieve high-speed operation. The double data rate architecture is essentially an 8*n* prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for LPDDR3 effectively consists of a single 8*n*-bit-wide, one-clock-cycle data transfer at the internal SDRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the device are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Accesses begin with the registration of an ACTIVATE command followed by a READ or WRITE command. The address and BA bits registered coincident with the ACTIVATE command are used to select the row and bank to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

# Cron<sup>®</sup> 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Functional Description

**Figure 8: Functional Block Diagram** 






### 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Simplified Bus Interface State Diagram

# **Simplified Bus Interface State Diagram**

The state diagram provides a simplified illustration of the bus interface, supported state transitions, and the commands that control them. For a complete description of device behavior, use the information provided in the state diagram with the truth tables and timing specifications. The truth tables describe device behavior and applicable restrictions when considering the actual state of all banks. For command descriptions, see the Commands and Timing section.

# Cron° 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Simplified Bus Interface State Diagram

**Figure 9: Simplified State Diagram** 



- Notes: 1. All banks are precharged in the idle state.
  - 2. In the case of using MRW to enter CA training mode or write leveling mode, the state machine will not automatically return to the idle state. In these cases, an additional MRW command is required to exit either operating mode and return to the idle state. See the CA Training Mode or Write Leveling Mode sections.
  - 3. Terminated bursts are not allowed. For these state transitions, the burst operation must be completed before a transition can occur.



### 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM **Power-Up and Initialization**

4. The state diagram is intended to provide a floorplan of the possible state transitions and commands used to control them, but it is not comprehensive. In particular, situations involving more than one bank are not captured in full detail.

### **Power-Up and Initialization**

The device must be powered up and initialized in a predefined manner. Power-up and initialization by means other than those specified will result in undefined operation.

### **Voltage Ramp and Device Initialization**

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory.

1. Voltage Ramp: While applying power (after Ta), CKE must be held LOW, and all other inputs must be between  $V_{ILmin}$  and  $V_{IHmax}$ . The device outputs remain at High-Z while CKE is held LOW.

Following completion of the voltage ramp (Tb), CKE must be held LOW. DQ, DM and DQS voltage levels must be between V<sub>SSO</sub> and V<sub>DDO</sub> during voltage ramp to avoid latchup. CK, CS\_n, and CA input levels must be between V<sub>SSCA</sub> and V<sub>DDCA</sub> during voltage ramp to avoid latch-up. Voltage ramp power supply requirements are provided in the table below.

**Table 13: Voltage Ramp Conditions** 

After	Applicable Conditions
Ta is reached	V <sub>DD1</sub> must be greater than V <sub>DD2</sub> - 200mV
	V <sub>DD1</sub> and V <sub>DD2</sub> must be greater than V <sub>DDCA</sub> - 200mV
	V <sub>DD1</sub> and V <sub>DD2</sub> must be greater than V <sub>DDQ</sub> - 200mV
	V <sub>REF</sub> must always be less than all other supply voltages

- Notes: 1. Ta is the point when any power supply first reaches 300mV.
  - 2. Noted conditions apply between Ta and power-down (controlled or uncontrolled).
  - 3. Tb is the point at which all supply and reference voltages are within their defined operating ranges.
  - 4. For supply and reference voltage operating conditions, see the Recommended DC Operating Conditions table.
  - 5. The voltage difference between any V<sub>SS</sub>, V<sub>SSO</sub>, and V<sub>SSCA</sub> pins must not exceed 100mV.

Beginning at Tb, CKE must remain LOW for at least <sup>t</sup>INIT1, after which CKE can be asserted HIGH. The clock must be stable at least <sup>t</sup>INIT2 prior to the first CKE LOW-to-HIGH transition (Tc). CKE, CS\_n, and CA inputs must observe setup and hold requirements (tIS, tIH) with respect to the first rising clock edge and to subsequent falling and rising edges.

If any MRRs are issued, the clock period must be within the range defined for <sup>t</sup>CKb. MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, <sup>t</sup>DQSCK) could have relaxed timings (such as <sup>t</sup>DQSCKb) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least <sup>t</sup>INIT3 (Td). The ODT input signal may be in an undefined state until <sup>t</sup>IS before CKE is registered HIGH. When CKE is registered



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Power-Up and Initialization

HIGH, the ODT input signal must be statically held either LOW or HIGH. The ODT input signal remains static until the power-up initialization sequence is finished, including the expiration of <sup>t</sup>ZQINIT.

- **2. RESET Command:** After <sup>t</sup>INIT3 is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command. Wait at least <sup>t</sup>INIT4 while keeping CKE asserted and issuing NOP commands. Only NOP commands are allowed during <sup>t</sup>INIT4.
- **3. MRRs and Device Auto Initialization (DAI) Polling:** After <sup>t</sup>INIT4 is satisfied (Te), only MRR commands and POWER-DOWN ENTRY/EXIT commands are supported, and CKE can go LOW in alignment with power-down entry and exit specifications (see Power-Down). MRR commands are valid at this time only when the CA bus does not need to be trained. CA training can begin only after time Tf.

The MRR command can be initiated to poll the DAI bit, which indicates whether device auto initialization is complete. When the bit indicates completion, the device is in an idle state. The device is also in an idle state after <sup>t</sup>INIT5 (MAX) has expired, regardless whether the DAI bit has been read by the MRR command. Because the memory output buffers are not properly configured by Te, some AC parameters must use relaxed timing specifications before the system is appropriately configured.

After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (Tf). DAI status can be determined by issuing the MRR command to MR0. The device sets the DAI bit no later than <sup>t</sup>INIT5 after the RESET command. The controller must wait at least <sup>t</sup>INIT5 (MAX) or until the DAI bit is set before proceeding.

**4. ZQ Calibration:** If CA training is not required, the MRW INITIALIZATION CALIBRATION (ZQ\_CAL) command can be issued to the memory (MR10) after Tf. No other CA commands (other than RESET or NOP) may be issued prior to the completion of CA training. After the completion of CA training (Tf'), the MRW INITIALIZATION CALIBRATION (ZQ\_CAL) command can be issued to the memory.


This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one LPDDR3 device exists on the same bus, the controller must not overlap MRW ZQ\_CAL commands. The device is ready for normal operation after <sup>t</sup>ZQINIT.

**5. Normal Operation:** After ZQINIT (Tg), MRW commands must be used to properly configure the memory (for example, output buffer drive strength, latencies, and so on). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration.

After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency can be changed using the procedure described in the Input Clock Frequency Changes and Clock Stop Events section.

### 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM **Power-Up and Initialization**

Figure 10: Voltage Ramp and Initialization Sequence



- 1. High-Z on the CA bus indicates a valid NOP.
- 2. For <sup>t</sup>INIT values, see the Initialization Timing Parameters table.
- 3. After RESET command time (Tf),  $R_{TT}$  is disabled until ODT function is enabled by MRW to MR11 following Tg.
- 4. CA training is optional.

**Table 14: Initialization Timing Parameters** 

Parameter	Min	Max	Unit	Comment				
tINIT0	-	20	ms	Maximum voltage ramp time (Note 1)				
<sup>t</sup> INIT1	100	_	ns	Minimum CKE LOW time after completion of voltage ramp				
tINIT2	5	_	<sup>t</sup> CK	Minimum stable clock before first CKE HIGH				
tINIT3	200	_	μs	Minimum idle time after first CKE assertion				
<sup>t</sup> INIT4	1	_	μs	Minimum idle time after RESET command				
<sup>t</sup> INIT5	-	10	μs	Maximum duration of device auto initialization (Note 2)				
<sup>t</sup> ZQINIT	1	_	μs	ZQ initial calibration				
<sup>t</sup> CKb	18	100	ns	Clock cycle time during boot				

- Notes: 1. The <sup>t</sup>INITO maximum specification is not a tested limit and should be used as a general guideline. For voltage ramp times exceeding <sup>t</sup>INITO MAX, please contact the factory.
  - 2. If the DAI bit is not read via MRR, the device will be in the idle state after tINIT5 (MAX) has expired.

### **Initialization After Reset (Without Voltage Ramp)**

If the RESET command is issued before or after the power-up initialization sequence, the reinitialization procedure must begin at Td.



### 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM **Power-Off Sequence**

### **Power-Off Sequence**

The following procedure is required to power off the device.

While powering off, CKE must be held LOW; all other inputs must be between V<sub>II.min</sub> and V<sub>IHmax</sub>. The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, and DQS voltage levels must be between  $V_{\text{SSQ}}$  and  $V_{\text{DDQ}}$  during the power-off sequence to avoid latch-up. CK, CS\_n, and CA input levels must be between VSCA and V<sub>DDCA</sub> during the power-off sequence to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified in the Recommended DC Operating Conditions table.

Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off.

#### **Table 15: Power Supply Conditions**

Between	Applicable Conditions					
Tx and Tz	V <sub>DD1</sub> must be greater than V <sub>DD2</sub> - 200mV					
	V <sub>DD1</sub> must be greater than V <sub>DDCA</sub> - 200mV					
	$V_{DD1}$ must be greater than $V_{DDQ}$ - 200mV					
	V <sub>REF</sub> must always be less than all other supply voltages					

- Notes: 1. The voltage difference between any V<sub>SS</sub>, V<sub>SSO</sub>, and V<sub>SSCA</sub> pins must not exceed 100mV.
  - 2. For supply and reference voltage operating conditions, see Recommended DC Operating Conditions table.

### **Uncontrolled Power-Off Sequence**

When an uncontrolled power-off occurs, the following conditions must be met.

- At Tx, when the power supply drops below the minimum values specified in the Recommended DC Operating Conditions table, all power supplies must be turned off and all power supply current capacity must be at zero, except for any static charge remaining in the system.
- After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period, the relative voltage between power supplies is uncontrolled.  $V_{DD1}$  and  $V_{DD2}$  must decrease with a slope lower than 0.5 V/µs between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

#### **Table 16: Power-Off Timing**

Parameter	Symbol	Min	Мах	Unit
Maximum power-off ramp time	<sup>t</sup> POFF	-	2	sec



### 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Standard Mode Register Definition

### **Standard Mode Register Definition**

For LPDDR3, a set of mode registers is used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

### **Mode Register Assignments and Definitions**

Mode register definitions are provided in the Mode Register Assignments table. An "R" in the access column of the table indicates read-only; "W" indicates write-only; "R/W" indicates read- or write-capable or enabled. The MRR command is used to read from a register. The MRW command is used to write to a register.

#### **Table 17: Mode Register Assignments**

Notes 1-5 apply to entire table

MR#	MA[7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	ОР0	Link
0	00h	Device info	R	RL3	WL-B	RFU	RZQI		RFU DAI		Go to MR0	
1	01h	Device feature 1	W	nWR (for AP)		RF	RFU		BL		Go to MR1	
2	02h	Device feature 2	W	WR Lev	WL Select	RFU	nWRE		RL and WL		Go to MR2	
3	03h	I/O config-1	W	RFU			DS				Go to MR3	
4	04h	SDRAM refresh rate	R	TUF		RI	FU Refres		fresh ra	ate	Go to MR4	
5	05h	Basic config-1	R	Manufacturer ID							Go to MR5	
6	06h	Basic config-2	R			Revision ID1						Go to MR6
7	07h	Basic config-3	R			Revision ID2						Go to MR7
8	08h	Basic config-4	R	I/O v	vidth		Density			Ту	ре	Go to MR8
9	09h	Test mode	W		Vendor-specific test mode							Go to MR9
10	0Ah	I/O calibration	W	Calibration code							Go to MR10	
11	0Bh	ODT	W	RFU PD ctl DQ ODT						ODT	Go to MR11	
12–15	0Ch-0Fh	Reserved	_	RFU							Go to MR12	
16	10h	PASR_Bank	W	PASR bank mask							Go to MR16	
17	11h	PASR_Seg	W	PASR segment mask							Go to MR17	
18–31	12h–1Fh	Reserved	_	RFU					Go to MR18–MR31			
32	20h	DQ calibration pattern A	R	See Data Calibration Pattern Description								
33–39	21h–27h	Do not use	_									Go to MR33
40	28h	DQ calibration R See Data Calibration Patt pattern B				Patter	n Descr	iption				
41	29h	CA training 1	W	See MRW - CA Training Mode								
42	2Ah	CA training 2	W	See MRW - CA Training Mode								
43–47	2Bh–2Fh	Do not use	_								Go to MR43	
48	30h	CA training 3	W	See MRW - CA Training Mode								
49–62	31h–3Eh Reserved		_		RFU					Go to MR49		



#### **Table 17: Mode Register Assignments (Continued)**

Notes 1-5 apply to entire table

MR#	MA[7:0]	Function	Access	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	ОР0	Link
63	3Fh	RESET	W		X						Go to MR63	
64–255	40h–FFh	Reserved	_	RFU					Go to MR64			

- Notes: 1. RFU bits must be set to 0 during MRW.
  - 2. RFU bits must be read as 0 during MRR.
  - 3. For Reads to a write-only or RFU register, DQS is toggled and undefined data is returned.
  - 4. RFU mode registers must not be written.
  - 5. Writes to read-only registers must have no impact on the functionality of the device.

#### Table 18: MR0 Device Feature 0 (MA[7:0] = 00h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RL3	WL-B	RFU	RZ	.UI	RF	U	DAI

#### **Table 19: MR0 Op-Code BIt Definitions**

Register Information	Tag	Туре	OP	Definition
Device auto initializa- tion status	DAI	Read-only	OP0	0b: DAI complete 1b: DAI in progress
Built-in self-test for RZQ information	RZQI <sup>1</sup>	Read-only	OP[4:3]	00b: RZQ self-test not supported 01b: ZQ pin can connect to V <sub>DDCA</sub> or float 10b: ZQ pin can short to GND 11b: ZQ pin self-test completed, no error condition detected (ZQ pin must not float; connect to V <sub>DD</sub> or short to GND
WL Set B support	WL-B	Read-only	OP[6]	0b: Device does not support WL Set B 1b: Device supports WL Set B
RL3 support	RL3	Read-only	OP[7]	0b: Device does not support RL = 3, nWR = 3, WL = 1 1b: Device supports RL= 3, nWR = 3, WL = 1 for frequencies ≤166 MHz

Notes:

- 1. RZQI will be set upon completion of the MRW ZQ INITIALIZATION CALIBRATION com-
- 2. If ZQ is connected to V<sub>DDCA</sub> to set default calibration, OP[4:3] must be set to 01. If ZQ is not connected to  $V_{DDCA}$ , either OP[4:3] = 01 or OP[4:3] = 10 may indicate a ZQ pin assembly error.
- 3. In the case of a possible assembly error, the device will default to factory trim settings for R<sub>ON</sub> and will ignore ZQ CALIBRATION commands. In either case, the system may not function as intended.
- 4. If the ZQ self-test returns a value of 11b, it indicates that the device has detected a resistor connection to the ZQ pin. However, that result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limit of 240 $\Omega$  ±1%.



# Table 20: MR1 Device Feature 1 (MA[7:0] = 01h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	ОР0	
	nWR (for AP)		RF	·U	BL			

#### **Table 21: MR1 Op-Code Bit Definitions**

Feature	Туре	OP	Definition	Notes
BL	Write-only	OP[2:0]	011b: BL8 (default)	
			All others: Reserved	
<i>n</i> WR	Write-only	OP[7:5]	If $nWR (MR2 OP[4]) = 0$	1, 2
			001b: <i>n</i> WR = 3	
			100b: <i>n</i> WR = 6	
			110b: <i>n</i> WR = 8	
			111b: <i>n</i> WR = 9	
			If $nWR$ (MR2 OP[4]) = 1	
			000b: <i>n</i> WR = 10 (default)	
			001b: <i>n</i> WR = 11	
			010b: <i>n</i> WR = 12	
			100b: <i>n</i> WR = 14	
			110b: <i>n</i> WR = 16	
			All others: Reserved	

- Notes: 1. The programmed value in the *n*WR register is the number of clock cycles that determine when to start the internal precharge operation for a WRITE burst with AP enabled. It is determined by RU (tWR/tCK).
  - 2. The range of nWR is extended (MR2 OP[4] = 1) by using an extra bit (nWRE) in MR2.

#### **Table 22: Burst Sequence**

				Burst Cycle Number and Burst Address Sequence							
C2	C1	C0	BL	1	2	3	4	5	6	7	8
0b	0b	0b		0	1	2	3	4	5	6	7
0b	1b	0b		2	3	4	5	6	7	0	1
1b	0b	0b	0	4	5	6	7	0	1	2	3
1b	1b	0b		6	7	0	1	2	3	4	5

Note: 1. C0 input is not present on CA bus; it is implied zero.

### Table 23: MR2 Device Feature 2 (MA[7:0] = 02h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
WR Lev	WL Sel	RFU	<i>n</i> WRE	RL and WL				



**Table 24: MR2 Op-Code Bit Definitions** 

Feature	Туре	OP	Definition
RL and WL	Write-only	OP[3:0]	If OP[6] = 0 (default, WL Set A) 0001b: RL3/WL1 (≤166 MHz)¹ 0110b: RL8/WL4 (≤533 MHz) 0111b: RL9/WL5 (≤600 MHz) 1000b: RL10/WL6 (≤667 MHz, default) 1001b: RL11/WL6 (≤733 MHz) 1010b: RL12/WL6 (≤800 MHz) 1100b: RL12/WL6 (≤800 MHz) 1100b: RL14/WL8 (≤933 MHz) 1110b: RL16/WL8 (≤1066 MHz) All others: Reserved If OP[6] = 1 (WL Set B) 0001b: RL3/WL1 (≤166 MHz) 0110b: RL8/WL4 (≤533 MHz) 0111b: RL9/WL5 (≤600 MHz) 1100b: RL10/WL8 (≤667 MHz, default) 1001b: RL11/WL9 (≤733 MHz) 1010b: RL11/WL9 (≤733 MHz) 1110b: RL11/WL9 (≤800 MHz) 1100b: RL12/WL9 (≤800 MHz) 1100b: RL14/WL11 (≤933 MHz) 1110b: RL16/WL13 (≤1066 MHz) All others: Reserved
nWRE	Write-only	OP[4]	0b: Enable <i>n</i> WRE programming ≤9  1b: Enable <i>n</i> WRE programming >9 (default)
WL select	Write-only	OP[6]	0b: Use WL Set A (default)  1b: Use WL Set B <sup>2</sup>
WR Lev	Write-only	OP[7]	0b: Disable write leveling (default)
			1b: Enable write leveling

Notes: 1. See MR0 OP7.

2. See MR0 OP6.

**Table 25: LPDDR3 READ and WRITE Latency** 

Data Rate (Mb/p/s)	333	800	1066	1200	1333	1466	1600	1866	2133
tCK(ns)	6	2.5	1.875	1.67	1.5	1.36	1.25	1.071	0.938
RL	3	6	8	9	10	11	12	14	16
WL (Set A)	1	3	4	5	6	6	6	8	8
WL (Set B)	1	3	4	5	8	9	9	11	13



#### **Table 26: MR3 I/O Configuration 1 (MA[7:0] = 03h)**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	RI	U			D		

#### **Table 27: MR3 Op-Code Bit Definitions**

Feature	Туре	ОР	Definition
DS	Write-only	OP[3:0]	0001b: $34.3\Omega$ typical 0010b: $40\Omega$ typical (default) 0011b: $48\Omega$ typical 0100b: Reserved 0110b: Reserved 1001b: $34.3\Omega$ pull-down, $40\Omega$ pull-up
			1010b: $40\Omega$ pull-down, $48\Omega$ pull-up 1011b: $34.3\Omega$ pull-down, $48\Omega$ pull-up All others: Reserved

#### Table 28: MR4 Device Temperature (MA[7:0] = 04h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF		RI	U		SE	RAM refresh ra	ate

#### **Table 29: MR4 Op-Code Bit Definitions**

Notes 1-8 apply to entire table

Feature	Туре	OP	Definition
SDRAM refresh rate	Read-only	OP[2:0]	000b: SDRAM low-temperature operating limit exceeded 001b: $4 \times {}^{t}$ REFI, $4 \times {}^{t}$ REFIpb, $4 \times {}^{t}$ REFW 010b: $2 \times {}^{t}$ REFIp, $2 \times {}^{t}$ REFIpb, $2 \times {}^{t}$ REFW 011b: $1 \times {}^{t}$ REFI, $1 \times {}^{t}$ REFIpb, $1 \times {}^{t}$ REFW ( $\leq 85^{\circ}$ C) 100b: $0.5 \times {}^{t}$ REFI, $0.5 \times {}^{t}$ REFIpb, $0.5 \times {}^{t}$ REFW, no AC timing derating 101b: $0.25 \times {}^{t}$ REFI, $0.25 \times {}^{t}$ REFIpb, $0.25 \times {}^{t}$ REFW, no AC timing derating 110b: $0.25 \times {}^{t}$ REFI, $0.25 \times {}^{t}$ REFIpb, $0.25 \times {}^{t}$ REFW, timing derating required 111b: SDRAM high-temperature operating limit exceeded
Temperature up- date flag (TUF)	Read-only	OP7	0b: OP[2:0] value has not changed since last read of MR4 1b: OP[2:0] value has changed since last read of MR4

- Notes: 1. A mode register read from MR4 will reset OP7 to 0.
  - 2. OP7 is reset to 0 at power-up.
  - 3. If OP2 = 1, the device temperature is greater than  $85^{\circ}C$ .
  - 4. OP7 is set to 1 if OP[2:0] has changed at any time since the last MR4 read.
  - 5. The device might not operate properly when OP[2:0] = 000b or 111b.
  - 6. For the specified operating temperature range and maximum operating temperature, refer to the Operating Temperature Range table.



- 7. LPDDR3 devices must be derated by adding 1.875ns to the following core timing parameters: <sup>t</sup>RCD, <sup>t</sup>RC, <sup>t</sup>RAS, <sup>t</sup>RP, and <sup>t</sup>RRD. The <sup>t</sup>DQSCK parameter must be derated as specified in the AC Timing table. Prevailing clock frequency specifications and related setup and hold timings remain unchanged.
- 8. The recommended frequency for reading MR4 is provided in the Temperature Sensor section.

### Table 30: MR5 Basic Configuration 1 (MA[7:0] = 05h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Manufad	cturer ID			

#### **Table 31: MR5 Op-Code Bit Definitions**

Feature	Туре	ОР	Definition
Manufacturer ID	Read-only	OP[7:0]	0000 0011b: Micron
			1111 1111b: Micron
			All others: Reserved

# Table 32: MR6 Basic Configuration 2 (MA[7:0] = 06h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Revisio				

Note: 1. MR6 is vendor-specific.

#### **Table 33: MR6 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
Revision ID1	Read-only	OP[7:0]	0000 0000b: Revision A
			0000 0001b: Revision B
			0000 0010b: Revision C

# Table 34: MR7 Basic Configuration 3 (MA[7:0] = 07h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Revisio	on ID2			



# **Table 35: MR7 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
Revision ID2	Read-only	OP[7:0]	RFU

Note: 1. MR7 is vendor-specific.

### Table 36: MR8 Basic Configuration 4 (MA[7:0] = 08h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O w	vidth		Der	nsity		Ту	pe

### **Table 37: MR8 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
Туре	Read-only	OP[1:0]	11b: LPDDR3
			All other states reserved
Density	Read-only	OP[5:2]	0110b: 4Gb
			1110b: 6Gb
			0111b: 8Gb
			1101b: 12Gb
			1000b: 16Gb
			1001b: 32Gb
			All others: Reserved
I/O width	Read-only	OP[7:6]	00b: x32
			01b: x16
			All others: Reserved

### Table 38: MR9 Test Mode (MA[7:0] = 09h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			Vendor-speci	fic test mode			

### Table 39: MR10 Calibration (MA[7:0] = 0Ah)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			Calibrat	ion code			



#### **Table 40: MR10 Op-Code Bit Definitions**

Notes 1-4 apply to entire table

Feature	Туре	OP	Definition
Calibration code	Write-only	OP[7:0]	0xFF: CALIBRATION command after initialization 0xAB: Long calibration 0x56: Short calibration 0xC3: ZQ reset All others: Reserved

- Notes: 1. The device ignores calibration commands when a reserved value is written into MR10.
  - 2. See AC Timing table for the calibration latency.
  - 3. If ZQ is connected to  $V_{SSCA}$  through  $R_{ZO}$ , either the ZQ calibration function (see MRW ZQ CALIBRATION Command) or default calibration (through the ZQ RESET command) is supported. If ZQ is connected to V<sub>DDCA</sub>, the device operates with default calibration and ZQ CALIBRATION commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device.
  - 4. Devices that do not support calibration ignore the ZQ CALIBRATION command.

#### **Table 41: MR11 ODT Control (MA[7:0] = 0Bh)**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		Reserved			PD CTL	DQ	ODT

#### **Table 42: MR11 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
DQ ODT	Write-only	OP[1:0]	00b: Disable (default) 01b: RZQ/4 (Note1) 10b: RZQ/2 11b: RZQ/1
PD control	Write-only	OP[2]	00b: ODT disabled by DRAM during power-down (default) 01b: ODT enabled by DRAM during power-down

Note: 1. RZQ/4 is supported for LPDDR3-1866 and LPDDR3-2133 devices. RZQ/4 support is optional for LPDDR3-1333 and LPDDR3-1600 devices. Consult Micron specifications for RZQ/4 support for LPDDR3-1333 and LPDDR3-1600.

#### **Table 43: MR16 PASR Bank Mask (MA[7:0] = 010h)**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			PASR ba	nk mask			



#### **Table 44: MR16 Op-Code Bit Definitions**

Feature	Туре	OP	Definition
Bank[7:0] mask	Write-only	OP[7:0]	0b: Refresh enable to the bank = unmasked (default) 1b: Refresh blocked = masked

### Table 45: MR17 PASR Segment Mask (MA[7:0] = 011h)

OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
			PASR segn	nent mask			

### **Table 46: MR17 PASR Segment Mask Definitions**

Feature	Туре	OP	Definition
Segment[7:0] mask	Write-only	OP[7:0]	0b: Refresh enable to the segment = unmasked (default)
			1b: Refresh blocked = masked

#### **Table 47: MR17 PASR Row Address Ranges in Masked Segments**

			4Gb	6Gb <sup>2</sup> , 8Gb, 12Gb <sup>2</sup> & 16Gb	32Gb		
Segment	OP	Segment Mask	R[13:11]	R[14:12]	TBD		
0	0	XXXXXXX1		000b			
1	1	XXXXXX1X		001b			
2	2	XXXXX1XX		010b			
3	3	XXXX1XXX		011b			
4	4	XXX1XXXX		100b			
5	5	XX1XXXXX	101b				
6	6	X1XXXXXX	110b				
7	7	1XXXXXXX	111b				

Notes: 1. X = "Don't Care" for the designated segment.

2. No memory present at addresses with R13 = R14 = HIGH. Segment masks 6 and 7 are ignored.

### Table 48: MR63 RESET (MA[7:0] = 3Fh) - MRW Only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			X or 0	0xFCh			

Note: 1. For additional information on MRW RESET, see the Mode Register Write (MRW) section.



### **Table 49: Reserved Mode Registers**

Mode Register	MA	Address	Restriction	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR[12:15]	MA[7:0]	0Ch-0Fh	Reserved				Rese	rved			
MR[18:31]		12h-1Fh	Reserved				Rese	rved			
MR[33:39]		21h–27h	DNU				DI	١U			
MR[43:47]		2Bh–2Fh	DNU				DI	١U			
MR[49:62]		31h–3Eh	Reserved				Rese	rved			
MR[64:255]		40h–FFh	Reserved				Rese	rved			


Note: 1. DNU = Do not use; RVU = Reserved for vendor use.

# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Commands and Timing

# **Commands and Timing**


The setup and hold timings shown in the figures below apply for all commands.

Figure 11: Command and Input Setup and Hold



Note: 1. Setup and hold conditions also apply to the CKE pin. For timing diagrams related to the CKE pin, see the Power-Down section.

Figure 12: CKE Input Setup and Hold




Notes: 1. After CKE is registered LOW, the CKE signal level is maintained below V<sub>ILCKE</sub> for <sup>t</sup>CKE specification (LOW pulse width).

2. After CKE is registered HIGH, the CKE signal level is maintained above V<sub>IHCKE</sub> for <sup>t</sup>CKE (HIGH pulse width).

#### **ACTIVATE Command**

The ACTIVATE command is issued by holding CS\_n LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA[2:0] are used to select the desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at <sup>t</sup>RCD after the ACTIVATE command is issued. After a bank has been activated, it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as <sup>t</sup>RAS and <sup>t</sup>RP, respectively. The minimum time interval between successive ACTIVATE commands to the same bank is determined by the RAS cycle time of the device (<sup>t</sup>RC). The minimum time interval between ACTIVATE commands to different banks is <sup>t</sup>RRD.

**Figure 13: ACTIVATE Command** 



Note: 1. A PRECHARGE ALL command uses <sup>t</sup>RPab timing, and a single-bank PRECHARGE command uses <sup>t</sup>RPpb timing. In this figure, <sup>t</sup>RP denotes either an all-bank PRECHARGE or a single-bank PRECHARGE.

### **8-Bank Device Operation**


Certain restrictions must be taken into consideration when operating 8-bank devices; one restricts the number of sequential ACTIVATE commands that can be issued and one provides additional RAS precharge time for a PRECHARGE ALL command.

The 8-Bank Device Sequential Bank Activation Restriction: No more than four banks can be activated (or refreshed, in the case of REFpb) in a rolling  ${}^{t}FAW$  window. The number of clocks in a  ${}^{t}FAW$  period depends on the clock frequency, which may vary. If the clock frequency is not changed over this period, convert to clocks by dividing  ${}^{t}FAW[ns]$  by  ${}^{t}CK[ns]$  and then rounding up to the next integer value. As an example of the rolling window, if  $RU({}^{t}FAW/{}^{t}CK)$  is 10 clocks, and an ACTIVATE command is issued in clock n, no more than three further ACTIVATE commands can be issued at or between clock n + 1 and n + 9. REFpb also counts as bank activation for purposes of  ${}^{t}FAW$ . If the clock is changed during the  ${}^{t}FAW$  period, the rolling  ${}^{t}FAW$  window may be calculated in clock cycles by adding together the time spent in each clock period. The  ${}^{t}FAW$  requirement is met when the previous n clock cycles exceeds the  ${}^{t}FAW$  time.

**The 8-Bank Device PRECHARGE ALL Provision:** <sup>t</sup>RP for a PRECHARGE ALL command must equal <sup>t</sup>RPab, which is greater than <sup>t</sup>RPpb.

# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Read and Write Access Modes

#### Figure 14: tFAW Timing




# **Read and Write Access Modes**

After a bank is activated, a READ or WRITE command can be issued with CS\_n LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a READ operation (CA2 HIGH) or a WRITE operation (CA2 LOW). A single READ or WRITE command initiates a burst READ or burst WRITE operation on successive clock cycles. Burst interrupts are not allowed.

# **Burst READ Command**

The burst READ command is initiated with CS\_n LOW, CA0 HIGH, CA1 LOW, and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. The read latency (RL) is defined from the rising edge of the clock on which the READ command is issued to the rising edge of the clock from which the  $^t\mathrm{DQSCK}$  delay is measured. The first valid data is available RL ×  $^t\mathrm{CK}$  +  $^t\mathrm{DQSCK}$  +  $^t\mathrm{DQSQ}$  after the rising edge of the clock when the READ command is issued. The data strobe output is driven LOW  $^t\mathrm{RPRE}$  before the first valid rising strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin, edgealigned with the data strobe are measured relative to the crosspoint of DQS\_t and its complement, DQS\_c.

**Figure 15: READ Output Timing** 



Note: 1. <sup>t</sup>DQSCK can span multiple clock periods.

Figure 16: Burst READ - RL = 12, BL = 8, <sup>t</sup>DQSCK > <sup>t</sup>CK




Figure 17: Burst READ - RL = 12, BL = 8, <sup>t</sup>DQSCK < <sup>t</sup>CK






Figure 18: Burst READ Followed by Burst WRITE - RL = 12, WL = 6, BL = 8



The minimum time from the burst READ command to the burst WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE latency is RL + RU( $^t$ DQSCK(MAX)/ $^t$ CK) + BL/2 + 1 - WL clock cycles.



Figure 19: Seamless Burst READ - RL = 6, BL = 8, <sup>t</sup>CCD = 4




The seamless burst READ operation is supported by enabling a READ command at every fourth clock cycle for BL = 8 operation. This operation is supported as long as the banks are activated, whether the accesses read the same or different banks.


# <sup>t</sup>DQSCK Delta Timing

To allow the system to track variations in <sup>t</sup>DQSCK output across multiple clock cycles, three parameters are provided: <sup>t</sup>DQSCKDL (delta long), <sup>t</sup>DQSCKDM (delta medium), and <sup>t</sup>DQSCKDS (delta short). Each of these parameters defines the change in <sup>t</sup>DQSCK over a short, medium, or long rolling window, respectively. The definition for each <sup>t</sup>DQSCK-delta parameter is shown in the figures below.




### Figure 20: <sup>t</sup>DQSCKDL Timing






- Notes: 1.  ${}^{t}DQSCKDL = ({}^{t}DQSCKn {}^{t}DQSCKm)$ .
  - 2. <sup>t</sup>DQSCKDL (MAX) is defined as the maximum of ABS (<sup>t</sup>DQSCKn <sup>t</sup>DQSCKm) for any (<sup>t</sup>DQSCKn, <sup>t</sup>DQSCKm) pair within any 32ms rolling window.

Figure 21: <sup>t</sup>DQSCKDM Timing







Notes: 1.  ${}^{t}DQSCKDM = ({}^{t}DQSCKn - {}^{t}DQSCKm)$ .

2. <sup>t</sup>DQSCKDM (MAX) is defined as the maximum of ABS (<sup>t</sup>DQSCK*n* - <sup>t</sup>DQSCK*m*) for any (<sup>t</sup>DQSCK*n*, <sup>t</sup>DQSCK*m*) pair within any 1.6µs rolling window.

Figure 22: <sup>t</sup>DQSCKDS Timing





- Notes: 1.  ${}^{t}DQSCKDS = ({}^{t}DQSCKn {}^{t}DQSCKm)$ .
  - 2. <sup>t</sup>DQSCKDS (MAX) is defined as the maximum of ABS (<sup>t</sup>DQSCKn <sup>t</sup>DQSCKm) for any (tDQSCKn, tDQSCKm) pair for READs within a consecutive burst, within any 160ns rolling window.

### **Burst WRITE Command**

The burst WRITE command is initiated with CS\_n LOW, CA0 HIGH, CA1 LOW, and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. Write latency (WL) is defined from the rising edge of the clock on which the WRITE command is issued to the rising edge of the clock from which the  $^t\mathrm{DQSS}$  delay is measured. The first valid data must be driven WL ×  $^t\mathrm{CK}$  +  $^t\mathrm{DQSS}$  from the rising edge of the clock from which the WRITE command is issued. The data strobe signals (DQS) must be driven as shown in Figure 25 (page 56). The burst cycle data bits must be applied to the DQ pins  $^t\mathrm{DS}$  prior to the associated edge of the DQS and held valid until  $^t\mathrm{DH}$  after that edge. Burst data is sampled on successive edges of the DQS\_t until the burst length is completed. After a burst WRITE operation,  $^t\mathrm{WR}$  must be satisfied before a PRECHARGE command to the same bank can be issued. Pin input timings are measured relative to the crosspoint of DQS\_t and its complement, DQS\_c.

Figure 23: Data Input (WRITE) Timing




Figure 24: Burst WRITE




Figure 25: Method for Calculating <sup>t</sup>WPRE Transitions and Endpoints




Figure 26: Method for Calculating <sup>t</sup>WPST Transitions and Endpoints





Figure 27: Burst WRITE Followed by Burst READ




Notes:

- 1. The minimum number of clock cycles from the burst WRITE command to the burst READ command for any bank is  $[WL + 1 + BL/2 + RU(^tWTR/^tCK)]$ .
- 2. tWTR starts at the rising edge of the clock after the last valid input data.



Figure 28: Seamless Burst WRITE - WL = 4, BL = 8, <sup>t</sup>CCD = 4



Note: 1. The seamless burst WRITE operation is supported by enabling a WRITE command every four clocks for BL = 8 operation. This operation is supported for any activated bank.

# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Write Data Mask

### Write Data Mask

LPDDR3 devices support one write data mask (DM) pin for each data byte (DQ), which is consistent with LPDDR2 devices. Each DM can mask its respective DQ for any given cycle of the burst. Data mask timings match data bit timing, but are inputs only. Internal data mask loading is identical to data bit loading to ensure matched system timing.

**Figure 29: Data Mask Timing** 





Figure 30: Write Data Mask - Second Data Bit Masked





# **PRECHARGE Command**

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated with CS\_n LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. The AB flag and the bank address bits BA0, BA1, and BA2 are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access <sup>t</sup>RPab after an all-bank PRECHARGE command is issued, or <sup>t</sup>RPpb after a single-bank PRECHARGE command is issued.

To ensure that LPDDR3 devices can meet the instantaneous current demand required to operate, the row precharge time (<sup>t</sup>RP) for an all bank PRECHARGE (<sup>t</sup>RPab) will be longer than the row precharge time for a single-bank PRECHARGE (<sup>t</sup>RPpb). ACTIVATE to PRECHARGE timing is shown in the ACTIVATE Command figure.

**Table 50: Bank Selection for PRECHARGE by Address Bits** 

AB (CA4r)	BA2 (CA9r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s) 8-Bank Device
0	0	0	0	Bank 0 only
0	0	0	1	Bank 1 only
0	0	1	0	Bank 2 only
0	0	1	1	Bank 3 only
0	1	0	0	Bank 4 only
0	1	0	1	Bank 5 only
0	1	1	0	Bank 6 only
0	1	1	1	Bank 7 only
1	Don't Care	Don't Care	Don't Care	All banks




# **Burst READ Operation Followed by PRECHARGE**

For the earliest possible precharge, the PRECHARGE command can be issued BL/2 clock cycles after a READ command. A new bank ACTIVATE command can be issued to the same bank after the row precharge time (tRP) has elapsed. A PRECHARGE command cannot be issued until after tRAS is satisfied.

For LPDDR3 devices, the minimum READ-to-PRECHARGE time (<sup>t</sup>RTP) must also satisfy a minimum analog time from the rising clock edge that initiates the last 8-bit prefetch of a READ command. <sup>t</sup>RTP begins BL/2 - 4 clock cycles after the READ command. For LPDDR3 READ-to-PRECHARGE timings, see the PRECHARGE and Auto Precharge Clarification table.

Figure 31: Burst READ Followed by PRECHARGE – BL = 8, RU(tRTP(MIN)/tCK) = 2




# **Burst WRITE Followed by PRECHARGE**

For WRITE cycles, a WRITE recovery time (tWR) must be provided before a PRECHARGE command can be issued. This delay is referenced from the last valid burst input data to the completion of the burst WRITE. The PRECHARGE command must not be issued prior to the tWR delay. For LPDDR3 WRITE-to-PRECHARGE timings, see the PRECHARGE and Auto Precharge Clarification table.

LPDDR3 devices write data to the array in prefetch multiples (prefetch = 8). An internal WRITE operation can begin only after a prefetch group has been completely latched, so <sup>t</sup>WR starts at prefetch bondaries.

The minimum WRITE-to-PRECHARGE time for commands to the same bank is WL +  $BL/2 + 1 + RU(^tWR/^tCK)$  clock cycles.

Figure 32: Burst WRITE Followed by PRECHARGE - BL = 8



# **Auto Precharge**

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the auto precharge function. When a READ or WRITE command is issued to the device, the AP bit (CA0f) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ or WRITE cycle.

If AP is LOW when the READ or WRITE command is issued, a normal READ or WRITE burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ or WRITE command is issued, the auto precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.


# **Burst READ with Auto Precharge**

If AP (CA0f) is HIGH when a READ command is issued, the READ with auto precharge function is engaged. The device starts an auto precharge on the rising edge of the clock, BL/2 or BL/2 -  $4 + RU({}^{t}RTP/{}^{t}CK)$  clock cycles later than the READ with auto precharge command, whichever is greater. For LPDDR3 auto precharge calculations, see the PRECHARGE and Auto Precharge Clarification table.

Following an auto precharge operation, an ACTIVATE command can be issued to the same bank if the following two conditions are satisfied simultaneously:

- The RAS precharge time (<sup>t</sup>RP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (tRC) from the previous bank activation has been satisfied.

Figure 33: LPDDR3 - Burst READ with Auto Precharge




# **Burst WRITE with Auto Precharge**

If AP (CA0f) is HIGH when a WRITE command is issued, the WRITE with auto precharge function is engaged. The device starts an auto precharge at the clock rising edge <sup>t</sup>WR cycles after the completion of the burst WRITE.

Following a WRITE with auto precharge, an ACTIVATE command can be issued to the same bank if the following two conditions are met:

- The RAS precharge time (<sup>t</sup>RP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (<sup>t</sup>RC) from the previous bank activation has been satisfied.

Figure 34: Burst WRITE with Auto Precharge - BL = 8





#### **Table 51: PRECHARGE and Auto Precharge Clarification**

From Command	To Command	Minimum Delay Between Commands	Unit	Notes
READ	PRECHARGE to same bank as READ	BL/2 + MAX (4, RU( <sup>t</sup> RTP/ <sup>t</sup> CK)) - 4	CLK	1
	PRECHARGE ALL	BL/2 + MAX (4, RU( <sup>t</sup> RTP/ <sup>t</sup> CK)) - 4		1
READ w/AP	PRECHARGE to same bank as READ w/AP	BL/2 + MAX (4, RU( <sup>t</sup> RTP/ <sup>t</sup> CK)) - 4	CLK	1, 2
	PRECHARGE ALL	BL/2 + MAX(4, RU( <sup>t</sup> RTP/ <sup>t</sup> CK)) - 4		1
	ACTIVATE to same bank as READ w/AP	BL/2 + MAX(4, RU( <sup>t</sup> RTP/ <sup>t</sup> CK)) - 4 + RU( <sup>t</sup> RPpb/ <sup>t</sup> CK)		1
	WRITE or WRITE w/AP (same bank)	Illegal		3
	WRITE or WRITE w/AP (different bank)	RL + BL/2 + RU( <sup>t</sup> DQSCKmax/ <sup>t</sup> CK) - WL + 1		3
	READ or READ w/AP (same bank)	Illegal		3
	READ or READ w/AP (different bank)	BL/2		3
WRITE	PRECHARGE to same bank as WRITE	$WL + BL/2 + RU(^tWR/^tCK) + 1$	CLK	1
	PRECHARGE ALL	$WL + BL/2 + RU(^tWR/^tCK) + 1$		1
WRITE w/AP	PRECHARGE to same bank as WRITE w/AP	$WL + BL/2 + RU(^tWR/^tCK) + 1$	CLK	1
	PRECHARGE ALL	$WL + BL/2 + RU(^tWR/^tCK) + 1$		1
	ACTIVATE to same bank as WRITE w/AP	$WL + BL/2 + RU(^tWR/^tCK) + 1 + RU(^tRPpb/^tCK)$		1
	WRITE or WRITE w/AP (same bank)	Illegal		3
	WRITE or WRITE w/AP (different bank)	BL/2		3
	READ or READ w/AP (same bank)	Illegal		3
	READ or READ w/AP (different bank)	WL + BL/2 + RU( <sup>t</sup> WTR/ <sup>t</sup> CK) + 1		3
PRECHARGE	PRECHARGE to same bank as PRECHARGE	1	CLK	1
	PRECHARGE ALL	1		1
PRECHARGE	PRECHARGE	1	CLK	1
ALL	PRECHARGE ALL	1		1

- Notes: 1. For a given bank, the PRECHARGE period should be counted from the latest PRECHARGE command, which will be either a one-bank PRECHARGE command or a PRECHARGE ALL command, issued to that bank. The PRECHARGE period is satisfied after <sup>t</sup>RP, depending on the latest PRECHARGE command issued to that bank.
  - 2. Any command issued during the specified minimum delay time is illegal.
  - 3. After a READ with auto precharge command, seamless READ operations to different banks are supported. After a WRITE with auto precharge command, seamless WRITE operations to different banks are supported. READ with auto precharge and WRITE with auto precharge commands must not be interrupted or truncated.

### REFRESH Command

The REFRESH command is initiated with CS\_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. Per-bank REFRESH is initiated with CA3 LOW at the rising edge of the clock. All-bank REFRESH is initiated with CA3 HIGH at the rising edge of the clock.

A per-bank REFRESH command (REFpb) performs a per-bank REFRESH operation to the bank scheduled by the bank counter in the memory device. The bank sequence for per-bank REFRESH is fixed to be a sequential round-robin: 0-1-2-3-4-5-6-7-0-1-.... The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon issuing a RESET command or at every exit from self refresh.

A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command.

The REFpb command must not be issued to the device until the following conditions have been met (see the REFRESH Command Scheduling Separation Requirements table):

- tRFCab has been satisfied after the prior REFab command
- tRFCpb has been satisfied after the prior REFpb command
- tRP has been satisfied after the prior PRECHARGE command to that bank
- tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFpb command)

The target bank is inaccessible during per-bank REFRESH cycle time (<sup>t</sup>RFCpb); however, other banks within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or WRITE command. When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, the following conditions must be met (see the REFRESH Command Scheduling Separation Requirements table):

- tRFCpb must be satisfied before issuing a REFab command
- <sup>t</sup>RFCpb must be satisfied before issuing an ACTIVATE command to the same bank
- <sup>t</sup>RRD must be satisfied before issuing an ACTIVATE command to a different bank
- tRFCpb must be satisfied before issuing another REFpb command

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE ALL command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met (see the REFRESH Command Scheduling Separation Requirements table):

- tRFCab has been satisfied following the prior REFab command
- tRFCpb has been satisfied following the prior REFpb command
- tRP has been satisfied following the prior PRECHARGE commands

When an all-bank REFRESH cycle has completed, all banks will be idle. After issuing REFab:



- <sup>t</sup>RFCab latency must be satisfied before issuing an ACTIVATE command
- tRFCab latency must be satisfied before issuing a REFab or REFpb command

**Table 52: REFRESH Command Scheduling Separation Requirements** 


Symbol	Minimum Delay From	То	Notes
<sup>t</sup> RFCab	REFab	REFab	
		ACTIVATE command to any bank	
		REFpb	
<sup>t</sup> RFCpb	REFpb	REFab	
		ACTIVATE command to same bank as REFpb	
		REFpb	
<sup>t</sup> RRD	REFpb	ACTIVATE command to a different bank than REFpb	
	ACTIVATE	REFpb	1
		ACTIVATE command to a different bank than the prior ACTIVATE command	

Note: 1. A bank must be in the idle state before it is refreshed, so following an ACTIVATE command REFab is prohibited. REFpb is supported only if it affects a bank that is in the idle state.

In general, an all bank REFRESH command needs to be issued to the device regularly every <sup>t</sup>REFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided for postponing and pulling in the refresh command. A maximum of eight REFRESH commands can be postponed during operation of the device, but at no point in time are more than a total of eight REFRESH commands allowed to be postponed. In the case where eight RE-FRESH commands are postponed in a row, the resulting maximum interval between the surrounding REFRESH commands is limited to 9 × <sup>t</sup>REFI. A maximum of eight additional REFRESH commands can be issued in advance (pulled in), with each one reducing the number of regular REFRESH commands required later by one. Note that pulling in more than eight REFRESH commands in advance does not reduce the number of regular REFRESH commands required later; therefore, the resulting maximum interval between two surrounding REFRESH commands is limited to 9 x <sup>t</sup>REFI. At any given time, a maximum of 16 REFRESH commands can be issued within 2 x <sup>t</sup>REFI.

For per bank refresh, a maximum of 8 × 8 per bank REFRESH commands can be postponed or pulled in for scheduling efficiency. At any given time, a maximum of  $2 \times 8 \times 8$ per bank REFRESH commands may be issued within 2 × <sup>t</sup>REFI.


**Figure 35: REFRESH Command Timing** 




Notes:

- Only NOP commands are allowed after the REFRESH command is registered until <sup>t</sup>RFC (MIN) expires.
- 2. The time interval between two REFRESH commands may be extended to a maximum of  $9 x^{t}$ REFI.

**Figure 36: Postponing REFRESH Commands** 



**Figure 37: Pulling In REFRESH Commands** 





# **REFRESH Requirements**

#### **Minimum REFRESH Commands**

LPDDR3 requires a minimum number, R, of REFRESH (REFab) commands within any rolling refresh window ( ${}^{t}$ REFW = 32ms @ MR4[2:0] = 011 or  ${}^{t}$ C  $\leq$  85 °C). For actual values per density and the resulting average refresh interval ( ${}^{t}$ REFI), see the Refresh Requirement Parameters (Per Density) table.

For <sup>t</sup>REFW and <sup>t</sup>REFI refresh multipliers at different MR4 settings, see the MR4 Device Temperature (MA[7:0] = 04h) and the MR4 Op-Code Bit Definitions tables.


When using per-bank REFRESH, a REFab command can be replaced by a full cycle of eight REFpb commands.

#### **REFRESH Requirements and Self Refresh**


Self refresh mode may be entered with a maximum of eight REFRESH commands being postponed. After exiting self refresh mode with one or more REFRESH commands postponed, additional REFRESH commands may be postponed, but the total number of postponed refresh commands (before and after the self refresh) must never exceed eight. During self refresh mode, the number of postponed or pulled-in REFRESH commands does not change.

An internally timed refresh event can be missed when CKE is raised for exit from self refresh mode. After exiting self refresh, the device requires a minimum of one extra RE-FRESH command before it is put back into self refresh mode.

#### Figure 38: All-Bank REFRESH Operation



**Figure 39: Per-Bank REFRESH Operation** 



Notes: 1. In the beginning of this example, the REFpb bank counter points to bank 0.

2. Operations to banks other than the bank being refreshed are supported during the <sup>t</sup>RFCpb period.



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM SELF REFRESH Operation

# **SELF REFRESH Operation**

The SELF REFRESH command can be used to retain data in the array, even if the rest of the system is powered-down. When in the self refresh mode, the device retains data without external clocking. The device has a built-in timer to accommodate SELF REFRESH operation. The SELF REFRESH command is executed by taking CKE LOW, CS\_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. CKE must be HIGH during the clock cycle preceding a SELF REFRESH command. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress.

To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW; this timing period is defined as <sup>t</sup>CPDED. CKE LOW will result in deactivation of input receivers after <sup>t</sup>CPDED has expired. After the power-down command is registered, CKE must be held LOW to keep the device in self refresh mode.

Mobile LPDDR3 devices can operate in self refresh mode in both the standard and extended temperature ranges. These devices also manage self refresh power consumption when the operating temperature changes, resulting in the lowest possible power consumption across the operating temperature range. See the  $I_{\rm DD}$  Specification Parameters and Operating Conditions table for details.

After the device has entered self refresh mode, all external signals other than CKE are "Don't Care." For proper SELF REFRESH operation, power supply pins ( $V_{DD1}$ ,  $V_{DD2}$ ,  $V_{DDQ}$ , and  $V_{DDCA}$ ) must be at valid levels.  $V_{DDQ}$  can be turned off during self refresh. If  $V_{DDQ}$  is turned off,  $V_{REFDQ}$  must also be turned off. Prior to exiting self refresh, both  $V_{DDQ}$  and  $V_{REFDQ}$  must be within their respective minimum/maximum operating ranges (see AC and DC Operating Conditions).  $V_{REFDQ}$  can be at any level between 0 and  $V_{DDO}$ ;  $V_{REFCA}$  can be at any level between 0 and  $V_{DDCA}$  during self refresh.


Before exiting self refresh, V<sub>REFDQ</sub> and V<sub>REFCA</sub> must be within specified limits (see the AC and DC Logic Input Measurement Levels for Single-Ended Signals section). After entering self refresh mode, the device initiates at least one all-bank REFRESH command internally during <sup>t</sup>CKESR. The clock is internally disabled during SELF REFRESH operation to save power. The device must remain in self refresh mode for at least <sup>t</sup>CKESR. The user can change the external clock frequency or halt the external clock one clock after self refresh entry is registered; however, the clock must be restarted and stable before the device can exit SELF REFRESH operation.

Exiting self refresh requires a series of commands. First, the clock must be stable prior to CKE returning HIGH. After the self refresh exit is registered, a minimum delay, at least equal to the self refresh exit interval (\text{tXSR}), must be satisfied before a valid command can be issued to the device. This provides completion time for any internal refresh in progress. For proper operation, CKE must remain HIGH throughout \text{tXSR}. NOP commands must be registered on each rising clock edge during \text{tXSR}. For the description of ODT operation and specifications during self-refresh entry and exit, see "On Die Termination" section.

Using self refresh mode introduces the possibility that an internally timed refresh event could be missed when CKE is driven HIGH for exit from self refresh mode. Upon exiting self refresh, at least one REFRESH command (one all-bank command or eight per-bank commands) must be issued before issuing a subsequent SELF REFRESH command.

# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM SELF REFRESH Operation

**Figure 40: SELF REFRESH Operation** 



Notes:

- Input clock frequency can be changed or stopped during self refresh, provided that upon exiting self-refresh, a minimum of two cycles of stable clocks are provided, and the clock frequency is between the minimum and maximum frequencies for the particular speed grade.
- 2. The device must be in the all-banks-idle state prior to entering self refresh mode.
- 3. <sup>t</sup>XSR begins at the rising edge of the clock after CKE is driven HIGH.
- A valid command can be issued only after <sup>t</sup>XSR is satisfied. NOPs must be issued during <sup>t</sup>XSR.

# Partial-Array Self Refresh (PASR) - Bank Masking

LPDDR3 SDRAMs comprise eight banks. Each bank can be configured independently whether or not a SELF REFRESH operation will occur in that bank. One 8-bit mode register (accessible via the MRW command) is assigned to program the bank-masking status of each bank up to eight banks. For bank-masking bit assignments, see the MR16 PASR Bank Mask (MA[7:0] = 010h) and MR16 Op-Code Bit Definitions tables.

The mask bit to the bank enables or disables a refresh operation of the entire memory space within the bank. If a bank is masked using the bank-mask register, a REFRESH operation to the entire bank is blocked, and bank data retention is not guaranteed in self refresh mode. To enable a REFRESH operation to a bank, the corresponding bank mask bit must be programmed as "unmasked." When a bank mask bit is unmasked, the array space being refreshed within that bank is determined by the programmed status of the segment mask bits.

# Partial-Array Self Refresh - Segment Masking

Programming segment-mask bits is similar to programming bank-mask bits. Eight segments are used for masking (see the MR17 PASR Segment Mask (MA[7:0] = 011h) and MR17 PASR Segment Mask Definitions tables). A mode register is used for programming segment-mask bits up to eight bits.



## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM **SELF REFRESH Operation**

When the mask bit to an address range (represented as a segment) is programmed as "masked," a REFRESH operation to that segment is blocked. Conversely, when a segment mask bit to an address range is unmasked, refresh to that segment is enabled.

A segment-masking scheme can be used in place of or in combination with a bankmasking scheme. Each segment mask bit setting is applied across all banks. For segment-masking bit assignments, see the MR17 PASR Segment Mask (MA[7:0] = 011h) and MR17 PASR Segment Mask Definitions tables.

**Table 53: Bank- and Segment-Masking Example** 

	Segment Mask (MR17)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
Segment 0	0	_	М	_	_	_	_	-	М
Segment 1	0	_	М	_	_	_	_	-	М
Segment 2	1	М	М	М	М	М	М	М	М
Segment 3	0	_	М	_	_	_	_	-	М
Segment 4	0	_	М	_	_	_	_	-	М
Segment 5	0	_	М	_	_	_	_	-	М
Segment 6	0	_	М	_	_	-	_	-	М
Segment 7	1	М	М	М	М	М	М	М	М


Note: 1. This table provides values for an eight-bank device with REFRESH operations masked to banks 1 and 7 and to segments 2 and 7.

#### **MODE REGISTER READ**

The MODE REGISTER READ (MRR) command is used to read configuration and status data from SDRAM mode registers. The MRR command is initiated with CS\_n LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by CA1f–CA0f and CA9r–CA4r. The mode register contents are available on the first data beat of DQ[7:0] after RL ×  $^t$ CK +  $^t$ DQSCK +  $^t$ DQSQ and following the rising edge of the clock where MRR is issued. Subsequent data beats contain valid but undefined content, except in the case of the DQ calibration function, where subsequent data beats contain valid content as described in the Data Calibration Pattern Description table. All DQS are toggled for the duration of the mode register READ burst.

The MRR command has a burst length of eight. MRR operation (consisting of the MRR command and the corresponding data traffic) must not be interrupted. The MRR command period is <sup>t</sup>MRR.

Figure 41: MRR Timing




Notes:

- 1. MRRs to DQ calibration registers MR32 and MR40 are described in the DQ Calibration section.
- 2. Only the NOP command is supported during <sup>t</sup>MRR.
- 3. Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain valid but undefined data. DQ[MAX:8] contain valid but undefined data for the duration of the MRR burst.
- 4. Minimum MRR to write latency is RL + RU(<sup>t</sup>DQSCK (MAX)/<sup>t</sup>CK) + 8/2 + 1 WL clock cycles.
- 5. Minimum MRR to MRW latency is RL + RU( ${}^{t}$ DQSCK (MAX)/ ${}^{t}$ CK) + 8/2 + 1 clock cycles.
- 6. In this example, RL = 8 for illustration purposes only.

After a prior READ command, the MRR command must not be issued before BL/2 clock cycles have completed. Following a WRITE command, the MRR command must not be issued before WL + 1 + BL/2 + RU( $^{t}$ WTR/ $^{t}$ CK) clock cycles have completed, as READ bursts and WRITE bursts must not be truncated my MRR.


**Figure 42: READ to MRR Timing** 



Notes:

- The minimum number of clock cycles from the burst READ command to the MRR command is BL/2.
- 2. Only the NOP command is supported during <sup>t</sup>MRR.

Figure 43: Burst WRITE Followed by MRR




Notes:

- 1. The minimum number of clock cycles from the burst WRITE command to the MRR command is  $[WL + 1 + BL/2 + RU(^tWTR/^tCK)]$ .
- 2. Only the NOP command is supported during <sup>t</sup>MRR.

#### MRR Following Idle Power-Down State

Following the idle power-down state, an additional time, <sup>t</sup>MRRI, is required prior to issuing the MODE REGISTER READ (MRR) command. This additional time (equivalent to <sup>t</sup>RCD) is required in order to maximize power-down current savings by allowing more power-up time for the MRR data path after exit from the idle power-down state.

Figure 44: MRR After Idle Power-Down Exit



Note: 1. Any valid command except MRR.

### **Temperature Sensor**

LPDDR3 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the extended temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature can be used to determine whether operating temperature requirements are being met (see the Operating Temperature Range table).

Temperature sensor data can be read from MR4 using the mode register read protocol. Upon exiting self-refresh or power-down, the device temperature status bits will be no older than <sup>t</sup>TSI.

When using the temperature sensor, the actual device case temperature may be higher than the operating temperature specification that applies for the standard or extended temperature ranges (see the Operating Temperature Range table). For example,  $T_{CASE}$  could be above 85°C when MR4[2:0] equals 011b.

To ensure proper operation using the temperature sensor, applications must accommodate the following table.

**Table 54: Temperature Sensor Definitions and Operating Conditions** 

Parameter	Description	Symbol	Min/Max	Value	Unit
System temperature gradient	Maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C	TempGradient	MAX	System-dependent	°C/s
MR4 READ interval	Time period between MR4 READs from the system	ReadInterval	MAX	System-dependent	ms
Temperature sensor interval	Maximum delay between internal updates of MR4	<sup>t</sup> TSI	MAX	32	ms
System response delay	Maximum response time from an MR4 READ to the system response	SysRespDelay	MAX	System-dependent	ms

**Table 54: Temperature Sensor Definitions and Operating Conditions (Continued)** 

Parameter	Description	Symbol	Min/Max	Value	Unit
Device temperature	Margin above maximum temperature to	TempMargin	MAX	2	°C
margin	support controller response				

These devices accommodate the temperature margin between the point at which the device temperature enters the extended temperature range and the point at which the controller reconfigures the system accordingly. To determine the required MR4 polling frequency, the system must use the maximum TempGradient and the maximum response time of the system according to the following equation:


TempGradient × (ReadInterval +  ${}^{t}TSI + SysRespDelay$ )  $\leq 2^{\circ}C$ 

For example, if TempGradient is 10°C/s, and the SysRespDelay is 1ms:

$$\frac{10^{\circ}\text{C}}{\text{s}} \times (\text{ReadInterval} + 32\text{ms} + 1\text{ms}) \leq 2^{\circ}\text{C}$$

In this case, ReadInterval must not exceed 167ms.

**Figure 45: Temperature Sensor Timing** 



#### **DQ Calibration**


LPDDR3 devices feature a DQ calibration function that outputs one of two predefined system timing calibration patterns. An MRR operation to MR32 (pattern A) or and MRR



operation to MR40 (pattern B) will return the specified pattern on DQ0 and DQ8—for x32 devices, on DQ0, DQ8, DQ16 and DQ24.

For x16 devices, DQ[7:1] and DQ[15:9] drive the same information as DQ0 during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] drive the same information as DQ0 during the MRR burst. MRR DQ calibration commands can occur only in the idle state.

Figure 46: MR32 and MR40 DQ Calibration Timing




**Table 55: Data Calibration Pattern Description** 

		Bit Time								
Pattern	MR#	0	1	2	3	4	5	6	7	
Pattern A	MR32	1	0	1	0	1	0	1	0	Reads to MR32 return DQ calibration pattern A
Pattern B	MR40	0	0	1	1	0	0	1	1	Reads to MR40 return DQ calibration pattern B

#### **MODE REGISTER WRITE**

The MRW command is used to write configuration data to the mode registers. The MRW command is initiated with CS\_n LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by CA1f–CA0f, CA9r–CA4r. The data to be written to the mode register is contained in CA9f–CA2f. The MRW command period is defined by <sup>t</sup>MRW. Mode register writes to read-only registers have no impact on the functionality of the device.

Figure 47: MODE REGISTER WRITE Timing



Notes:

- 1. At time Ty, the device is in the idle state.
- 2. Only the NOP command is supported during <sup>t</sup>MRW.

MRW can be issued only when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE ALL command.

#### **MRW RESET Command**

The MRW RESET command brings the device to the device auto initialization (resetting) state in the power-on initialization sequence (see the Voltage Ramp and Device Initialization section). The MRW RESET command can be issued from the idle state. This command resets all mode registers to their default values. After MRW RESET, boot timings must be observed until the device initialization sequence is complete, and the device is in the idle state. Array data is undefined after the MRW RESET command.


If the initialization is to be performed at-speed (greater than the recommended boot clock frequency), then CA training may be necessary to ensure setup and hold timings. As the MRW RESET command is required prior to CA Training, an alternate MRW RESET command with an op-code of 0xFCh should be used. This encoding ensures that no transitions occur on the CA bus. Prior to CA training, it is recommended to hold the CA bus stable for one cycle prior to, and one cycle after, the issuance of the MRW RESET command to ensure setup and hold timings on the CA bus.

For MRW RESET timing, see the figure below and see the Voltage Ramp and Initialization Sequence figure.

**Table 56: Truth Table for MRR and MRW** 

<b>Current State</b>	Command	Intermediate State	Next State
All banks idle	MRR	Reading mode register, all banks idle	All banks idle
	MRW	Writing mode register, all banks idle	All banks idle
	MRW (RESET)	Resetting, device auto initialization	All banks idle
Bank(s) active	MRR	Reading mode register, bank(s) active	Bank(s) active
	MRW	Not allowed	Not allowed
	MRW (RESET)	Not allowed	Not allowed

**Figure 48: MODE REGISTER WRITE Timing for MRW RESET** 



Note: 1. Optional MRW RESET command and optional CS\_n assertion are allowed. When the optional MRW RESET command is used, <sup>t</sup>INIT4 starts at Td'.

### **MRW ZQ Calibration Commands**

The MRW command is used to initiate a ZQ calibration command that calibrates output driver impedance across process, temperature, and voltage. LPDDR3 devices support ZQ calibration.

There are four ZQ calibration commands and related timings: <sup>t</sup>ZQINIT, <sup>t</sup>ZQRESET, <sup>t</sup>ZQCL, and <sup>t</sup>ZQCS. <sup>t</sup>ZQINIT is used for initialization calibration; <sup>t</sup>ZQRESET is used for resetting ZQ to the default output impedance; <sup>t</sup>ZQCL is used for long calibration(s); and



<sup>t</sup>ZQCS is used for short calibration(s). See the MR10 Calibration (MA[7:0] = 0Ah) table for ZQ calibration command code definitions.

The initialization ZQ calibration (ZQINIT) must be performed for LPDDR3. ZQINIT provides an output impedance accuracy of  $\pm 15\%$ . After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of  $\pm 15\%$ . A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system.

ZQRESET resets the output impedance calibration to a default accuracy of  $\pm 30\%$  across process, voltage, and temperature. This command is used to ensure output impedance accuracy to  $\pm 30\%$  when ZQCS and ZQCL commands are not used.

One ZQCS command can effectively correct at least 1.5% (ZQ correction) of output impedance errors within <sup>t</sup>ZQCS for all speed bins, assuming the maximum sensitivities specified in the Output Driver Sensitivity Definition and Output Driver Temperature and Voltage Sensitivity tables are met. The appropriate interval between ZQCS commands can be determined using these tables and system-specific parameters.

LPDDR3 devices are subject to temperature drift rate ( $T_{driftrate}$ ) and voltage drift rate ( $V_{driftrate}$ ) in various applications. To accommodate drift rates and calculate the necessary interval between ZQCS commands, apply the following formula:

$$\frac{\mathrm{ZQ}_{\mathrm{correction}}}{(\mathrm{T}_{\mathrm{sens}} \times \mathrm{T}_{\mathrm{driftrate}}) + (\mathrm{V}_{\mathrm{sens}} \times \mathrm{V}_{\mathrm{driftrate}})}$$

Where  $T_{sens}$  = MAX ( $dR_{ON}dT$ ) and  $V_{sens}$  = MAX ( $dR_{ON}dV$ ) define temperature and voltage sensitivities.

For example, if  $T_{sens} = 0.75\%$ /°C,  $V_{sens} = 0.20\%$ /mV,  $T_{driftrate} = 1$ °C/sec, and  $V_{driftrate} = 15$  mV/sec, then the interval between ZQCS commands is calculated as:


$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$$

A ZQ calibration command can be issued only when the device is in the idle state with all banks precharged.

No other activities can be performed on the data bus during calibration periods (tZQINIT, tZQCL, or tZQCS). The quiet time on the data bus helps to accurately calibrate output impedance. There is no required quiet time after the ZQRESET command. If multiple devices share a single ZQ resistor, only one device can be calibrating at any given time. After calibration is complete, the ZQ ball circuitry is disabled to reduce power consumption.

In systems sharing a ZQ resistor among devices, the controller must prevent  ${}^tZQINIT$ ,  ${}^tZQCS$ , and  ${}^tZQCL$  overlap between the devices. ZQRESET overlap is acceptable. If the ZQ resistor is absent from the system, ZQ must be connected to  $V_{DDCA}$ . In this situation, the device must ignore ZQ calibration commands, and the device will use the default calibration settings.

### Figure 49: ZQ Timings



Notes:

- 1. Only the NOP command is supported during ZQ calibration.
- 2. CKE must be registered HIGH continuously during the calibration period.
- 3. All devices connected to the DQ bus should be High-Z during the calibration process.

### **ZQ External Resistor Value, Tolerance, and Capacitive Loading**

To use the ZQ calibration function, a  $240\Omega$  ( $\pm 1\%$  tolerance) external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each device, or one resistor can be shared among multiple devices if the ZQ calibration timings for each device do not overlap. The total capacitive loading on the ZQ pin must be limited (see the Input/Output Capacitance table).


### **MRW - CA Training Mode**

Because CA inputs operate as double data rate, it may be difficult for the memory controller to satisfy CA input setup/hold timings at higher frequency. A CA training mechanism is provided.

#### CA Training Sequence

- 1. CA training mode entry: MODE REGISTER WRITE command to MR41
- 2. CA training session: Calibrate CA0, CA1, CA2, CA3, CA5, CA6, CA7 and CA8 (see the CA Training Mode Enable [MR41] table)
- 3. CA to DQ mapping change: MODE REGISTER WRITE command to MR48
- 4. Additional CA training session: Calibrate remaining CA pins (CA4 and CA9) (see the CA Training Mode Enable [MR48] table)
- 5. CA training mode exit: MODE REGISTER WRITE command to MR42





#### Notes:

- 1. Unused DQ must be valid HIGH or LOW during data output period. Unused DQ may transition at the same time as the active DQ. DQS must remain static and not transition.
- CA to DQ mapping change via MR 48 omitted here for clarity of the timing diagram. Both MR41 and MR48 training sequences must be completed before exiting the training mode (MR42). To enable a CA to DQ mapping change, CKE must be driven HIGH prior to issuance of the MRW 48 command. (See the steps in the CA Training Sequence section for details.)
- 3. Because data-out control is asynchronous and will be an analog delay from when all the CA data is available, <sup>†</sup>ADR and <sup>†</sup>MRZ are defined from the falling edge of CK.



- 4. It is recommended to hold the CA bus stable for one cycle prior to and one cycle after the issuance of the MRW CA TRAINING ENTRY command to ensure setup and hold timings on the CA bus.
- 5. Optional MRW 41, 48, 42 commands and the CA CALIBRATION command are allowed. To complement these optional commands, optional CS\_n assertions are also allowed. All timing must comprehend these optional CS\_n assertions: a) <sup>t</sup>ADR starts at the falling clock edge after the last registered CS\_n assertion; b) <sup>t</sup>CACD, <sup>t</sup>CACKEL, and <sup>t</sup>CAMRD start with the rising clock edge of the last CS\_n assertion; c) <sup>t</sup>CAENT and <sup>t</sup>CAEXT need to be met by the first CS\_n assertion; and d) <sup>t</sup>MRZ will be met after the falling clock edge following the first CS\_n assertion with exit (MRW42) command.
- 6. Clock phase may be adjusted in CA training mode while CS\_n is HIGH and CKE is LOW, resulting in an irregular clock with shorter/longer periods and pulse widths.

The device may not properly recognize a MODE REGISTER WRITE command at normal operation frequency before CA training is finished. Special encodings are provided for CA training mode enable/disable.

MR41 and MR42 encodings are selected so that rising-edge and falling-edge values are the same. The device will recognize MR41 and MR42 at normal operation frequency even before CA timing adjustments have been made. Calibration data will be output through DQ pins. CA to DQ mapping is described in the CA to DQ mapping (CA training mode enabled with MR41) table.

After timing calibration with MR41 is finished, issue MRW to MR48 and calibrate the remaining CA pins (CA4 and CA9) using (DQ0/DQ1and DQ8/DQ9) as calibration data output pins (see the CA to DQ mapping (CA training mode enabled with MR48) table).

Table 57: CA Training Mode Enable (MR41 (29H, 0010 1001b), OP = A4H (1010 0100b))

Clock Edge	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9
CK rising edge	L	L	L	L	Н	L	L	Н	L	Н
CK falling edge	L	L	L	L	Н	L	L	Н	L	Н

Table 58: CA Training Mode Disable (MR42 (2AH, 0010 1010b), OP = A8H(1010 1000b))

Clock Edge	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9
CK rising edge	L	L	L	L	L	Н	L	Н	L	Н
CK falling edge	L	L	L	L	L	Н	L	Н	L	Н

Table 59: CA to DQ Mapping (CA Training Mode Enabled with MR41)

Clock Edge	CA0	CA1	CA2	CA3	CA5	CA6	CA7	CA8
CK rising edge	DQ0	DQ2	DQ4	DQ6	DQ8	DQ10	DQ12	DQ14
CK falling edge	DQ1	DQ3	DQ5	DQ7	DQ9	DQ11	DQ13	DQ15

Note: 1. Other DQs must have valid output (either HIGH or LOW).

#### Table 60: CA Training Mode Enable (MR48 (30H, 0011 0000b), OP = C0H (1100 0000b))

Clock Edge	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9
CK rising edge	L	L	L	L	L	L	L	L	Н	Н
CK falling edge	L	L	L	L	L	L	L	L	Н	Н

#### Table 61: CA to DQ Mapping (CA Training Mode Enabled with MR48)

Clock Edge	CA4	CA9
CK rising edge	DQ0	DQ8
CK falling edge	DQ1	DQ9

Note: 1. Other DQs must have valid output (either HIGH or LOW).

### **MRW - Write Leveling Mode**

To improve signal integrity performance, the device provides a write-leveling feature to compensate for timing skew, which affects timing parameters such as <sup>t</sup>DQSS, <sup>t</sup>DSS, and <sup>t</sup>DSH.

The memory controller uses the write-leveling feature to receive feedback from the device, enabling it to adjust the clock-to-data strobe signal relationship for each DQS signal pair. The memory controller performing the leveling must have an adjustable delay setting on the DQS signal pair to align the rising edge of DQS\_t signals with that of the clock signal at the DRAM pin. The device asynchronously feeds back CLK, sampled with the rising edge of DQS\_t signals. The controller repeatedly delays DQS\_t signals until a transition from 0 to 1 is detected. The DQS\_t signal delay established through this exercise ensures the <sup>t</sup>DQSS specification can be met.


All data bits carry the leveling feedback to the controller (DQ[15:0] for x16 configuration, DQ[31:0] for x32 configuration). All DQS\_t signals must be leveled independently.

The device enters write-leveling mode when mode register MR2[7] is set HIGH. When entering write-leveling mode, the state of the DQ pins is undefined. During write-leveling mode, only NOP commands are allowed, or a MRW command to exit the write-leveling operation. Upon completion of the write-leveling operation, the device exits from write-leveling mode when MR2[7] is reset LOW.

The controller drives DQS\_t LOW and DQS\_c HIGH after a delay of <sup>t</sup>WLDQSEN. After time <sup>t</sup>WLMRD, the controller provides DQS\_t signal input, which is used by the DRAM to sample the clock signal driven from the controller. The delay time <sup>t</sup>WLMRD (MAX) is controller-dependent. The DRAM samples the clock input with the rising edge of DQS\_t and provides asynchronous feedback on all the DQ bits after time <sup>t</sup>WLO. The controller samples this information and either increments or decrements the DQS\_t and/or DQS\_c delay settings and launches the next DQS\_t/DQS\_c pulse. The sample time and trigger time are controller-dependent. After the following DQS\_t/DQS\_c transition is sampled, the controller locks the strobe delay settings, and write leveling is achieved for the device.



### **Figure 51: Write-Leveling Timing**



## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM On-Die Termination (ODT)


### **On-Die Termination (ODT)**

On-die termination (ODT) is a feature that enables the device to enable/disable and turn on/off termination resistance for each DQ, DQS, and DM signal via the ODT control pin. ODT is designed to improve signal integrity of the memory channel by enabling the DRAM controller to independently turn on/off the internal termination resistance for any or all DRAM devices. The ODT pin directly controls ODT operation and is not sampled by the clock.

ODT is turned off and not supported in self refresh and deep power-down modes. The device will also disable termination during READ operations. ODT operation can be enabled optionally during power-down mode via a mode register. Note that if ODT is enabled during power-down mode,  $V_{\rm DDQ}$  may not be turned off during power down. The DRAM will also disable termination during READ operations.

A simple functional representation of the ODT feature is shown below.

Figure 52: Functional Representation of On-Die Termination



The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other control information. The value of  $R_{TT}$  (ODT termination resistance value) is determined by the settings of several mode register bits. The ODT pin will be ignored if MR11 is programmed to disable ODT in self refresh, in deep power-down, in CKE power-down (mode register option), and during READ operations.

### **ODT Mode Register**

ODT mode is enabled if MR11[1:0] are non-zero. In this case, the value of  $R_{TT}$  is determined by the settings of those bits. ODT mode is disabled if MR11[1:0] are zero. MR11[2] determines whether ODT will operate during power-down mode if enabled through MR11[1:0].

### **Asychronous ODT**

When enabled, the ODT feature is controlled asynchronously based on the status of the ODT pin. ODT is off under any of the following conditions:

- ODT is disabled through MR11[1:0]
- Device is performing a READ operation (READ or MRR)
- Device is in power-down mode and MR11[2] is zero
- Device is in self refresh or deep power-down mode
- Device is in CA training mode

In asynchronous ODT mode, the following timing parameters apply when ODT operation is controlled by the ODT pin <sup>t</sup>ODToff, <sup>t</sup>ODTon.



## **Sob, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM On-Die Termination (ODT)**

Minimum R<sub>TT</sub> turn-on time (<sup>t</sup>ODTon [MIN]) is the point in time when the device termination circuit leaves High-Z state and ODT resistance begins to turn on. Maximum R<sub>TT</sub> turn-on time (tODTon,max) is the point in time when ODT resistance is fully on. tOD-Ton (MIN) and <sup>t</sup>ODTon (MAX) are measured from ODT pin HIGH.

Minimum R<sub>TT</sub> turn-off time (<sup>t</sup>ODToff [MIN]) is the point in time when the device termination circuit starts to turn off the ODT resistance. Maximum ODT turn off time (tODToff [MAX]) is the point in time when the on-die termination has reached High-Z. <sup>t</sup>ODToff,min and <sup>t</sup>ODToff (MAX) are measured from ODT pin LOW.

### **ODT During READ Operations (READ or MRR)**

During READ operations, the device will disable termination and disable ODT control through the ODT pin. After READ operations are completed, ODT control is resumed through the ODT pin (if ODT mode is enabled).

### **ODT During Power-Down**

When MR11[2] is zero, termination control through the ODT pin will be disabled when the DRAM enters power-down. After a power-down entry is registered, termination will be disabled within a time window specified by <sup>t</sup>ODTd (MIN) (MAX). ODT pin control is resumed when power-down is exited (if ODT mode is enabled). Between the POWER-DOWN EXIT command and until <sup>t</sup>XP is satisfied, termination will transition from disabled to control by the ODT pin. When 'XP is satisfied, the ODT pin is used to control termination.

Minimum R<sub>TT</sub> disable time ('ODTd [MIN]) is the point in time when the device termination circuit is no longer controlled by the ODT pin. Maximum ODT disable time (tODTd [MAX]) is the point in time when ODT will be in High-Z.

When MR11[2] is enabled and MR11[1:0] are non-zero, ODT operation is supported during CKE power-down with ODT control through the ODT pin.

### **ODT During Self Refresh**

The device disables the ODT function during self refresh. After a SELF REFRESH command is registered, termination will be disabled within a time window specified by <sup>t</sup>ODTd (MIN) (MAX). During self refresh exit, ODT control through the ODT pin is resumed (if ODT mode is enabled). Between the SELF REFRESH EXIT command and until <sup>t</sup>XSR is satisfied, termination will transition from disabled to control by the ODT pin. When <sup>t</sup>XSR is satisfied, the ODT pin is used to control termination.

### **ODT During Deep Power-Down**

The device disables the ODT function during deep power-down. After a DEEP POWER-DOWN command is registered, termination will be disabled within a time window specified by tODTd (MIN) (MAX).

### **ODT During CA Training and Write Leveling**

During CA training mode, the device will disable ODT and ignore the state of the ODT control pin. For ODT operation during write leveling mode, refer to the DRAM Termination Function in Write-Leveling Mode table for termination activation and deactivation for DQ and DQS t/DQS c. If ODT is enabled, the ODT pin must be HIGH in write leveling mode.



## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM On-Die Termination (ODT)


**Table 62: DRAM Termination Function in Write-Leveling Mode** 

ODT Pin	DQS Termination	DQ Termination		
De-asserted	OFF	OFF		
Asserted	ON	OFF		

#### **Table 63: ODT States Truth Table**

	Write	Read/DQ Calibration	ZQ Calibration	CA Training	Write Leveling
DQ termination	Enabled	Disabled	Disabled	Disabled	Disabled
DQS termination	Enabled	Disabled	Disabled	Disabled	Enabled


Figure 53: Asynchronous ODT Timing - RL = 12






### 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM On-Die Termination (ODT)

Figure 54: Automatic ODT Timing During READ Operation – RL = m



- Notes: 1. The automatic R<sub>TT</sub> turn-off delay, <sup>t</sup>AODToff, is referenced from the rising edge of RL 2 clock at T<sub>m-2</sub>.
  - 2. The automatic  $R_{TT}$  turn-on delay, <sup>t</sup>AODTon, is referenced from the rising edge of RL + BL/2 clock at  $T_{m+4}$ .

Figure 55: ODT Timing During Power-Down, Self Refresh, Deep Power-Down Entry/Exit



Note: 1. Upon exiting of deep power-down mode, a complete power-up initialization sequence is required.



### **Power-Down**

Power-down is entered synchronously when CKE is registered LOW and CS\_n is HIGH at the rising edge of clock. A NOP command must be driven in the clock cycle following the POWER-DOWN command. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. CKE can go LOW while any other operations, such as ROW ACTIVATION, PRECHARGE, AUTO PRECHARGE, or REFRESH are in progress, but the power-down IDD specification is not applied until such operations are complete.

Entering power-down deactivates the input and output buffers, excluding CKE. To ensure enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW. this timing period is defined as  $^t\text{CPDED}$ . CKE LOW results in deactivation of input receivers after  $^t\text{CPDED}$  has expired. In power-down mode, CKE must be held LOW; all other input signals are "Don't Care." CKE LOW must be maintained until  $^t\text{CKE}$  is satisfied, and  $V_{\text{REFCA}}$  must be maintained at a valid level during power-down.


 $V_{DDQ}$  can be turned off during power-down. If  $V_{DDQ}$  is turned off,  $V_{REFDQ}$  must also be turned off. Prior to exiting power-down, both  $V_{DDQ}$  and  $V_{REFDQ}$  must be within their respective minimum/maximum operating ranges (see the AC and DC Operating Conditions section).

No refresh operations are performed in power-down mode. The maximum duration in power-down mode is only limited by the refresh requirements outlined in the REFRESH Command section.

The power-down state is exited when CKE is registered HIGH. The controller must drive CS\_n HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until <sup>t</sup>CKE is satisfied. A valid, executable command can be applied with power-down exit latency <sup>t</sup>XP after CKE goes HIGH. Power-down exit latency is defined in the AC Timing table.

If power-down occurs when all banks are idle, this mode is referred to as idle power-down; if power-down occurs when a row is active in any bank, this mode is referred to as active power-down. For the description of ODT operation and specifications during power-down entry and exit, see the On-Die Termination section.

**Figure 56: Power-Down Entry and Exit Timing** 



Note: 1. Input clock frequency can be changed or the input clock stopped during power-down, provided that the clock frequency is between the minimum and maximum specified frequencies for the speed grade in use and that prior to power-down exit, a minimum of two stable clocks complete.

**Figure 57: CKE Intensive Environment** 






Figure 58: REFRESH to REFRESH Timing in CKE Intensive Environments



Note: 1. The pattern shown can repeat over an extended period of time. With this pattern, all AC and DC timing and voltage specifications with temperature and voltage drift are ensured.


Figure 59: READ to Power-Down Entry



Notes: 1. CKE must be held HIGH until the end of the burst operation.


2. CKE can be registered LOW at {RL + RU[<sup>t</sup>DQSCK(MAX)/<sup>t</sup>CK] + BL/2 + 1} clock cycles after the clock on which the READ command is registered.

Figure 60: READ with Auto Precharge to Power-Down Entry




- Notes: 1
- 1. CKE must be held HIGH until the end of the burst operation.
  - 2. CKE can be registered LOW at [RL + RU(<sup>t</sup>DQSCK/<sup>t</sup>CK) + BL/2 + 1] clock cycles after the clock on which the READ command is registered.
  - 3. BL/2 with <sup>t</sup>RTP = 7.5ns and <sup>t</sup>RAS (MIN) is satisfied.
  - 4. Start internal PRECHARGE.

Figure 61: WRITE to Power-Down Entry



Note: 1. CKE can be registered LOW at [WL + 1 + BL/2 + RU(<sup>t</sup>WR/<sup>t</sup>CK)] clock cycles after the clock on which the WRITE command is registered.


Figure 62: WRITE with Auto Precharge to Power-Down Entry



1. CKE can be registered LOW at [WL + 1 + BL/2 + RU(<sup>t</sup>WR/<sup>t</sup>CK) + 1] clock cycles after the WRITE command is registered.


2. Start internal PRECHARGE.

**Figure 63: REFRESH Command to Power-Down Entry** 




Note: 1. CKE can go LOW <sup>t</sup>IHCKE after the clock on which the REFRESH command is registered.

**Figure 64: ACTIVATE Command to Power-Down Entry** 




Note: 1. CKE can go LOW at <sup>t</sup>IHCKE after the clock on which the ACTIVATE command is registered.

**Figure 65: PRECHARGE Command to Power-Down Entry** 




Note: 1. CKE can go LOW <sup>t</sup>IHCKE after the clock on which the PRECHARGE command is registered.

Figure 66: MRR Power-Down Entry



Note: 1. CKE can be registered LOW at [RL + RU(<sup>t</sup>DQSCK/<sup>t</sup>CK)+ BL/2 + 1] clock cycles after the clock on which the MRR command is registered.

**Figure 67: MRW Command to Power-Down Entry** 



Note: 1. CKE can be registered LOW <sup>t</sup>MRW after the clock on which the MRW command is registered.

### **Deep Power-Down**

Deep power-down (DPD) is entered when CKE is registered LOW with CS\_n LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of the clock. All banks must be in the idle state with no activity on the data bus prior to entering DPD mode. During DPD, CKE must be held LOW. The contents of the device will be lost upon entering DPD mode.


In DPD mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry are disabled within the device. To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW; this timing period is defined as  $^{\rm t}$ CPDED. CKE LOW will result in deactivation of command and address receivers after  $^{\rm t}$ CPDED has expired.  $V_{\rm REFDQ}$  can be at any level between 0 and  $V_{\rm DDCA}$  during DPD. All power supplies, including  $V_{\rm REF}$ , must be within the specified limits prior to exiting DPD (see AC and DC Operating Conditions).



## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Input Clock Frequency Changes and Stop Events

DPD mode is exited when CKE is registered HIGH while meeting <sup>t</sup>ISCKE, and the clock must be stable. The device must be fully reinitialized using the power-up initialization sequence. For a description of ODT operation and specifications during DPD entry and exit, see the ODT During Deep Power-Down section.

Figure 68: Deep Power-Down Entry and Exit Timing



- Notes:
- 1. The initialization sequence can start at any time after Tx + 1.
- 2. <sup>t</sup>INIT3 and Tx + 1 refer to timings in the initialization sequence. For details, see the Mode Register Definition section.

## **Input Clock Frequency Changes and Stop Events**

### Input Clock Frequency Changes and Clock Stop with CKE LOW

During CKE LOW, the device supports input clock frequency changes and clock stop under the following conditions:

- Refresh requirements are met
- Only REFab or REFpb commands can be in process
- Any ACTIVATE or PRECHARGE commands have completed prior to changing the frequency
- Related timing conditions, <sup>t</sup>RCD and <sup>t</sup>RP, have been met prior to changing the frequency
- The initial clock frequency must be maintained for a minimum of two clock cycles after CKE goes LOW
- The clock satisfies <sup>t</sup>CH(abs) and <sup>t</sup>CL(abs) for a minimum of two clock cycles prior to CKE going HIGH

For input clock frequency changes, <sup>t</sup>CK (MIN) and <sup>t</sup>CK (MAX) must be met for each clock cycle.

After the input clock frequency changes and CKE is held HIGH, additional MRW commands may be required to set the WR, RL, and so on. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.



## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM NO OPERATION Command

For clock stop, CK\_t is held LOW and CK\_c is held HIGH.

### **Input Clock Frequency Changes and Clock Stop with CKE HIGH**

During CKE HIGH, the device supports input clock frequency changes and clock stop under the following conditions:

- · Refresh requirements are met
- Any ACTIVATE, READ, WRITE, PRECHARGE, MRW, or MRR commands have completed, including any associated data bursts, prior to changing the frequency
- Related timing conditions, <sup>t</sup>RCD, <sup>t</sup>WR, <sup>t</sup>WRA, <sup>t</sup>RP, <sup>t</sup>MRW, <sup>t</sup>MRR, and so on, are met
- CS n must be held HIGH
- Only REFab or REFpb commands can be in process

The device is ready for normal operation after the clock satisfies  ${}^{t}CH(abs)$  and  ${}^{t}CL(abs)$  for a minimum of  $2 \times {}^{t}CK + {}^{t}XP$ .

After the input clock frequency changes, <sup>t</sup>CK (MIN) and <sup>t</sup>CK (MAX) must be met for each clock cycle.

After the input clock frequency changes, additional MRW commands may be required to set the WR, RL, and so on. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK t is held LOW and CK c is held HIGH.

### **NO OPERATION Command**

The NO OPERATION (NOP) command prevents the device from registering any unwanted commands issued between operations. A NOP command can be issued only at clock cycle n when the CKE level is constant for clock cycle n - 1 and clock cycle n. A NOP command has two possible encodings:

- 1. CS\_n HIGH at the clock rising edge *n*.
- 2. CS\_n LOW with CA0, CA1, CA2 HIGH at the clock rising edge n.

The NOP command does not terminate a previous operation that is still in process, such as a READ burst or WRITE burst cycle.

### **Truth Tables**

Truth tables provide complementary information to the state diagram. They also clarify device behavior and applicable restrictions when considering the actual state of the banks.

Unspecified operations and timings are illegal. To ensure proper operation after an illegal event, the device must be powered down and then restarted using the specified initialization sequence before normal operation can continue.

#### **Table 64: Command Truth Table**

Notes 1–13 apply to entire table

	Comn	nand Pins	5					CA	Pins					
	CK	E	CS_											СК
Command	CK(n-1)	CK(n)	n	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	Edge
MRW	Н	Н	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	<b>-</b>
			Х	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	7_
MRR	Н	Н	L	L	L	L	Н	MA0	MA1	MA2	MA3	MA4	MA5	£
			Х	MA6	MA7					X		•		<b>₹</b>
REFRESH	Н	Н	L	L	L	Н	L			)	X			Ŧ
(per bank)			Х						X					¬Ł
REFRESH	Н	Н	L	L	L	Н	Н			)	X			<u>-</u>
(all banks)			Х						X					7_
Enter self re-	Н	L	L	L	L	Н				Х				F
fresh	Х		Х		X				₹.					
ACTIVATE	Н	Н	L	L	Н	R8	R9	R10	R11	R12	BA0	BA1	BA2	£
(bank)			Х	R0	R1	R2	R3	R4	R5	R6	R7	R13	R14	¬L
WRITE (bank)	Н	Н	L	Н	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	F
			Х	AP	C3	C4	C5	C6	C7	C8	C9	C10	C11	7_
READ (bank)	Н	Н	L	Н	L	Н	RFU	RFU	C1	C2	BA0	BA1	BA2	£
			Х	AP	C3	C4	C5	C6	C7	C8	C9	C10	C11	7_
PRECHARGE	Н	Н	L	Н	Н	L	Н	AB	Х	Х	BA0	BA1	BA2	Ŧ
(per bank, all banks)			Х						X					Ŧ.
ENTER DPD	Н	L	L	Н	Н	L				Х				<u>-</u> F
	Х		Х						X					7_
NOP	Н	Н	L	Н	Н	Н				Х				
			Х		X				7_					
MAINTAIN PD,	L	L	L	Н	Н	Н				Х				
SREF, DPD (NOP)			Х					)	X					7L
NOP	Н	Н	Н					2	X					<u>_</u>
			Х					2	X					₹.



#### **Table 64: Command Truth Table (Continued)**

Notes 1-13 apply to entire table

	Comm	nand Pins	;					CA	Pins					
	CK	E	CS_							СК				
Command	CK(n-1)	CK(n)	n	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	Edge
MAINTAIN PD,	L	L	Х		X				<b>-</b>					
SREF, DPD			Х					2	X					₹_
ENTER POW-	Н	L	Н		Х					<b>-</b>				
ER-DOWN	Х		Х					2	X					7_
Exit PD, SREF,	L	Н	Н		X					<b>-</b>				
DPD	Х		Х					2	X					7_

- Notes: 1. All commands are defined by the current state of CS\_n, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.
  - 2. Bank addresses (BA) determine which bank will be operated upon.
  - 3. AP HIGH during a READ or WRITE command indicates that an auto precharge will occur to the bank associated with the READ or WRITE command.
  - 4. X indicates a "Don't Care" state, with a defined logic level, either HIGH (H) or LOW (L). For PD, SREF and DPD, CS\_n, CK can be floated after <sup>t</sup>CPDED has been met and until the required exit procedure is initiated as described in their respective entry/exit procedures.
  - 5. Self refresh exit and DPD exit are asynchronous.
  - 6. V<sub>REF</sub> must be between 0 and V<sub>DDO</sub> during SREF and DPD operation.
  - 7. CAxr refers to command/address bit "x" on the rising edge of clock.
  - 8. CAxf refers to command/address bit "x" on the falling edge of clock.
  - 9. CS\_n and CKE are sampled on the rising edge of the clock.
  - 10. The least significant column address C0 is not transmitted on the CA bus, and is inferred
  - 11. AB HIGH during a PRECHARGE command indicates that an all-bank precharge will occur. In this case, bank address is a "Don't Care."
  - 12. RFU needs to input H or L (defined logic level).
  - 13. When CS\_n is HIGH, the CA bus can be floated.

### **Table 65: CKE Truth Table**

Notes 1–5 apply to entire table; L = LOW; H = HIGH; X = "Don't Care"

<b>Current State</b>	CKEn-1	CKEn	CS_n	Command n	Operation <i>n</i>	Next State	Notes
Active power-down	L	L	X	X	Maintain active power-down	Active power-down	
	L	Н	Н	NOP	Exit active power-down	Active	6, 7
Idle power-down	L	L	Х	Х	Maintain idle power-down	ldle power-down	
	L	Н	Н	NOP	Exit idle power-down	Idle	6, 7
Resetting idle power-down	L	L	Х	Х	Maintain resetting power-down	Resetting power-down	
	L	Н	Н	NOP	Exit resetting power-down	Idle or resetting	6, 7, 8



#### **Table 65: CKE Truth Table (Continued)**

Notes 1-5 apply to entire table; L = LOW; H = HIGH; X = "Don't Care"

notes i supply to				Command			
<b>Current State</b>	CKEn-1	CKEn	CS_n	n	Operation <i>n</i>	Next State	Notes
Current State	CKLII-1	CKLII	C3_II	"	Operation II	Wext State	Notes
Deep power-	L	L	Х	X	Maintain deep power-down	Deep	
down						power-down	
	L	Н	Н	NOP	Exit deep power-down	Power-on	9
Self refresh	L	L	Х	Х	Maintain self refresh	Self refresh	
	L	Н	Н	NOP	Exit self refresh	Idle	10, 11
Bank(s) active	Н	L	Н	NOP	Enter active power-down	Active	
						power-down	
All banks idle	Н	L	Н	NOP	Enter idle power-down	Idle	12
						power-down	
	Н	L	L	ENTER SELF	Enter self refresh	Self refresh	12
				REFRESH			
	Н	L	L	DPD	Enter deep power-down	Deep	12
						power-down	
Resetting	Н	L	Н	NOP	Enter resetting power-down	Resetting	
						power-down	
Other states	Н	Н		Re	efer to the command truth table	•	

- Notes: 1. Current state is the state of the device immediately prior to clock edge n.
  - 2. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
  - 3. CKEn is the logic state of CKE at clock rising edge n; CKEn-1 was the state of CKE at the previous clock edge.
  - 4. CS\_n is the logic state of CS\_n at the clock rising edge n.
  - 5. Command n is the command registered at clock edge n, and operation n is a result of command *n*.
  - 6. Power-down exit time (tXP) must elapse before any command other than NOP is issued.
  - 7. The clock must toggle at least twice prior to the <sup>t</sup>XP period.
  - 8. Upon exiting the resetting power-down state, the device will return to the idle state if <sup>t</sup>INIT5 has expired.
  - 9. The DPD exit procedure must be followed as described in Deep Power-Down.
  - 10. Self refresh exit time (<sup>t</sup>XSR) must elapse before any command other than NOP is issued.
  - 11. The clock must toggle at least twice prior to the <sup>t</sup>XSR time.
  - 12. In the case of ODT disabled, all DQ output must be High-Z. In the case of ODT enabled, all DQ must be terminated to V<sub>DDO</sub>.

#### Table 66: Current State Bank n to Command to Bank n Truth Table

Notes 1-5 apply to entire table

<b>Current State</b>	Command	Operation	Next State	Notes
Any	NOP	Continue previous operation	Current state	



#### Table 66: Current State Bank n to Command to Bank n Truth Table (Continued)

Notes 1-5 apply to entire table

<b>Current State</b>	Command	Operation	Next State	Notes
Idle	ACTIVATE	Select and activate row	Active	
	REFRESH (per bank)	Begin to refresh	Refreshing (per bank)	6
	REFRESH (all banks)	Begin to refresh	Refreshing (all banks)	7
	MRW	Load value to mode register	MR writing	7
	MRR	Read value from mode register	Idle, MR reading	
	RESET	Begin device auto initialization	Resetting	7, 8
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	9, 10
Row active	READ	Select column and start read burst	Reading	
	WRITE	Select column and start write burst	Writing	
	MRR	Read value from mode register	Active MR reading	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	9
Reading	READ	Select column and start new read burst	Reading	11, 12
	WRITE	Select column and start write burst	Writing	11, 12, 13
Writing	WRITE	Select column and start new write burst	Writing	11, 12
	READ	Select column and start read burst	Reading	11, 12, 14
Power-on	MRW RESET	Begin device auto initialization	Resetting	7, 9
Resetting	MRR	Read value from mode register	Resetting MR reading	

Notes

- 1. Values in this table apply when both CKEn -1 and CKEn are HIGH, and after <sup>t</sup>XSR or <sup>t</sup>XP has been met, if the previous state was power-down.
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current state definitions:

State	Definition
Idle	The bank or banks have been precharged, and <sup>t</sup> RP has been met.
Active	A row in the bank has been activated, and <sup>t</sup> RCD has been met. No data bursts or accesses, and no register accesses, are in progress.
Reading	A READ burst has been initiated with auto precharge disabled, and has not yet terminated.
Writing	A WRITE burst has been initiated with auto precharge disabled, and has not yet terminated.

4. The states listed below must not be interrupted by a command issued to the same bank. NOP commands or supported commands to the other bank should be issued on any clock edge occurring during these states. Supported commands to the other banks are determined by that bank's current state, and the definitions given in the table: Current State Bank *n* to Command to Bank *m*.

State	Starts with	Ends when	Notes
Precharging	Registration of a PRE- CHARGE command		After <sup>t</sup> RP is met, the bank is in the idle state.
Row activat- ing	Registration of an ACTIVATE command		After <sup>t</sup> RCD is met, the bank is in the active state.



State	Starts with	Ends when	Notes
READ with AP enabled	Registration of a READ command with auto precharge enabled	<sup>t</sup> RP is met	After <sup>t</sup> RP is met, the bank is in the idle state.
WRITE with AP enabled	Registration of a WRITE command with auto pre-charge enabled	<sup>t</sup> RP is met	After <sup>t</sup> RP is met, the bank is in the idle state.

5. The states listed below must not be interrupted by any executable command. NOP commands must be applied to each positive clock edge during these states.

State	Starts with	Ends when	Notes
Refreshing (per bank)	Registration of a REFRESH (per bank) command	<sup>t</sup> RFCpb is met	After <sup>t</sup> RFCpb is met, the bank is in the idle state.
Refreshing (all banks)	Registration of a REFRESH (all banks) command	<sup>t</sup> RFCab is met	After <sup>t</sup> RFCab is met, the device is in the all banks idle state.
Idle MR read- ing	Registration of the MRR command	<sup>t</sup> MRR is met	After <sup>t</sup> MRR is met, the device is in the all banks idle state.
Resetting MR reading	Registration of the MRR command	<sup>t</sup> MRR is met	After <sup>t</sup> MRR is met, the device is in the all banks idle state.
Active MR reading	Registration of the MRR command	<sup>t</sup> MRR is met	After <sup>t</sup> MRR is met, the bank is in the active state.
MR writing	Registration of the MRW command	<sup>t</sup> MRW is met	After <sup>t</sup> MRW is met, the device is in the all banks idle state.
Precharging all	Registration of a PRE- CHARGE ALL command	<sup>t</sup> RP is met	After <sup>t</sup> RP is met, the device is in the all banks idle state.

- 6. Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8. Not bank-specific.
- 9. This command may or may not be bank-specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10. If a PRECHARGE command is issued to a bank in the idle state, <sup>t</sup>RP still applies.
- 11. A command other than NOP should not be issued to the same bank while a READ or WRITE with auto precharge is enabled.
- 12. The new READ or WRITE command could be auto precharge enabled or auto precharge disabled
- 13. A WRITE command can be issued only after the completion of the READ burst.
- 14. A READ command can be issued only after completion of the WRITE burst.

#### Table 67: Current State Bank n to Command to Bank m Truth Table

Notes 1-6 apply to entire table

Current State of Bank <i>n</i>	Command to Bank <i>m</i>	Operation	Next State for Bank <i>m</i>	Notes
Any	NOP	Continue previous operation	Current state of bank m	



#### Table 67: Current State Bank n to Command to Bank m Truth Table (Continued)

Notes 1–6 apply to entire table

<b>Current State</b>				
of Bank <i>n</i>	Command to Bank m	Operation	Next State for Bank m	Notes
Idle	Any	Any command supported to bank m	_	
Row activating,	ACTIVATE	Select and activate row in bank <i>m</i>	Active	6
active, or pre- charging	READ	Select column and start READ burst from bank <i>m</i>	Reading	7
	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	7
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	8
	MRR	READ value from mode register	Idle MR reading or active MR reading	9, 10, 11
Reading (auto precharge	READ	Select column and start READ burst from bank <i>m</i>	Reading	7
disabled)	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	7, 12
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	8
Writing (auto precharge	READ	Select column and start READ burst from bank <i>m</i>	Reading	7, 13
disabled)	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	7
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	8
Reading with auto precharge	READ	Select column and start READ burst from bank <i>m</i>	Reading	7, 14
	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	7, 12, 14
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	8
Writing with auto precharge	READ	Select column and start READ burst from bank <i>m</i>	Reading	7, 13, 14
	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	7, 14
	ACTIVATE	Select and activate row in bank m	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	8
Power-on	MRW RESET	Begin device auto initialization	Resetting	15, 16
Resetting	MRR	Read value from mode register	Resetting MR reading	1

Notes: 1. This table applies when:

- The previous state was self refresh or power-down;
- After <sup>t</sup>XSR or <sup>t</sup>XP has been met; and



- When both CKEn -1 and CKEn are HIGH.
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current state definitions:

State	Condition	And	And
Idle	The bank has been pre- charged	<sup>t</sup> RP is met	
Active	A row in the bank has been activated	<sup>t</sup> RCD is met	No data bursts/accesses and no register accesses are in progress.
Reading	A READ burst has been initiated with auto precharge disabled	The READ has not yet terminated	
Writing	A WRITE burst has been initiated with auto precharge disabled	The WRITE has not yet terminated	

- 4. Refresh, self refresh, and MRW commands can only be issued when all banks are idle.
- 5. The states listed below must not be interrupted by any executable command. NOP commands must be applied during each clock cycle while in these states:

State	Starts with	Ends when	Notes
Idle MR read- ing	Registration of the MRR command	<sup>t</sup> MRR is met	After <sup>t</sup> MRR is met, the device is in the all banks idle state.
Resetting MR reading	Registration of the MRR command	<sup>t</sup> MRR is met	After <sup>t</sup> MRR is met, the device is in the all banks reset state.
Active MR reading	Registration of the MRR command	<sup>t</sup> MRR is met	After <sup>t</sup> MRR is met, the bank is in the active state.
MR writing	Registration of the MRW command	<sup>t</sup> MRW is met	After <sup>t</sup> MRW is met, the device is in the all banks idle state.

- 6.  ${}^{t}$ RRD must be met between the ACTIVATE command to bank n and any subsequent ACTIVATE command to bank m.
- 7. READs or WRITEs listed in the command column include READs and WRITEs with or without auto precharge enabled.
- 8. This command may or may not be bank-specific. If all banks are being precharged, they must be in a valid state for precharging.
- 9. MRR is supported in the row-activating state.
- 10. MRR is supported in the precharging state.
- 11. The next state for bank *m* depends on the current state of bank *m* (idle, row-activating, precharging, or active).
- 12. A WRITE command can be issued only after the completion of the READ burst.
- 13. A READ command can be issued only after the completion of the WRITE burst.
- 14. A READ with auto precharge enabled or a WRITE with auto precharge enabled can be followed by any valid command to other banks, provided that the timing restrictions in the PRECHARGE and Auto Precharge Clarification table are met.
- 15. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 16. RESET command is achieved through the MODE REGISTER WRITE command.



### 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM **Absolute Maximum Ratings**

**Table 68: DM Truth Table** 

Functional Name	DM	DQ	Notes	
Write enable	L	Valid	1	
Write inhibit	Н	X	1	

Note: 1. Used to mask write data; provided simultaneously with the corresponding input data.

### **Absolute Maximum Ratings**

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these conditions, or any other conditions outside those indicated in the operational sections of this document, is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

**Table 69: Absolute Maximum DC Ratings** 

Parameter	Symbol	Min	Max	Unit	Notes
V <sub>DD1</sub> supply voltage relative to V <sub>SS</sub>	V <sub>DD1</sub>	-0.4	2.3	V	1
V <sub>DD2</sub> supply voltage relative to V <sub>SS</sub>	V <sub>DD2</sub>	-0.4	1.6	V	1
V <sub>DDCA</sub> supply voltage relative to V <sub>SSCA</sub>	V <sub>DDCA</sub>	-0.4	1.6	V	1, 2
V <sub>DDQ</sub> supply voltage relative to V <sub>SSQ</sub>	$V_{DDQ}$	-0.4	1.6	V	1, 3
Voltage on any ball relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.4	1.6	V	
Storage temperature	T <sub>STG</sub>	<b>-</b> 55	125	°C	4

- Notes: 1. For information about relationships between power supplies, see the Power-Up and Initialization section.
  - 2.  $V_{REFCA} \le 0.6 \times V_{DDCA}$ ; however,  $V_{REFCA}$  may be  $\ge V_{DDCA}$ , provided that  $V_{REFCA} \le 300$ mV.
  - 3.  $V_{REFDQ} \le 0.7 \times V_{DDQ}$ ; however,  $V_{REFDQ}$  may be  $\ge V_{DDQ}$ , provided that  $V_{REFDQ} \le 300$ mV.
  - 4. Storage temperature is the case surface temperature on the center/top side of the device. For measurement conditions, refer to the JESD51-2 standard.



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Electrical Specifications – I<sub>DD</sub> Measurements and Conditions

## **Electrical Specifications – IDD Measurements and Conditions**

The following definitions and conditions are used in the I<sub>DD</sub> measurement tables unless stated otherwise:

- LOW:  $V_{IN} \leq V_{IL(DC)max}$
- HIGH:  $V_{IN} \ge V_{IH(DC)min}$
- STABLE: Inputs are stable at a HIGH or LOW level
- SWITCHING: See the following three tables

**Table 70: Switching for CA Input Signals** 

	CK_t (Rising)/ CK_c (Falling)	CK_t (Falling)/ CK_c (Rising)	CK_t (Rising)/ CK_c (Falling)	CK_t (Falling)/ CK_c (Rising)	CK_t (Rising)/ CK_c (Falling)	CK_t (Falling)/ CK_c (Rising)	CK_t (Rising)/ CK_c (Falling)	CK_t (Falling)/ CK_c (Rising)
Cycle	N		N + 1		N + 2		N -	+ 3
CS_n	HIG	GH	HIGH		HIGH		HIG	GH
CA0	Н	L	L	L	L	Н	Н	Н
CA1	Н	Н	Н	L	L	L	L	Н
CA2	Н	L	L	L	L	Н	Н	Н
CA3	Н	Н	Н	L	L	L	L	Н
CA4	Н	L	L	L	L	Н	Н	Н
CA5	Н	Н	Н	L	L	L	L	Н
CA6	Н	L	L	L	L	Н	Н	Н
CA7	Н	Н	Н	L	L	L	L	Н
CA8	Н	L	L	L	L	Н	Н	Н
CA9	Н	Н	Н	L	L	L	L	Н

- Notes: 1. CS\_n must always be driven HIGH.
  - 2. For each clock cycle, 50% of the CA bus is changing between HIGH and LOW.
  - 3. The noted pattern (N, N + 1, N + 2, N + 3...) is used continuously during  $I_{DD}$  measurement for I<sub>DD</sub> values that require switching on the CA bus.

Table 71: Switching for IDD4R

Clock	CKE	CS_n	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	Н	L	N	Read_Rising	HLH	LHLHLHL	L
Falling	Н	L	N	Read_Falling	LLL	LLLLLLL	L
Rising	Н	Н	N + 1	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 1	NOP	LLL	LLLLLLL	L
Rising	Н	Н	N + 2	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 2	NOP	LLL	LLLLLLL	Н
Rising	Н	Н	N + 3	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 3	NOP	HLH	LHLLHLH	L



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Electrical Specifications – I<sub>DD</sub> Measurements and Conditions

**Table 71: Switching for IDD4R (Continued)** 

Clock	CKE	CS_n	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	Н	L	N + 4	Read_Rising	HLH	LHLLHLH	Н
Falling	Н	L	N + 4	Read_Falling	HHL	нннннн	Н
Rising	Н	Н	N + 5	NOP	ННН	нннннн	Н
Falling	Н	Н	N + 5	NOP	ННН	нннннн	L
Rising	Н	Н	N + 6	NOP	ННН	нннннн	L
Falling	Н	Н	N + 6	NOP	ННН	нннннн	L
Rising	Н	Н	N + 7	NOP	ННН	нннннн	Н
Falling	Н	Н	N + 7	NOP	HLH	LHLHLHL	L

Notes: 1. Data strobe (DQS\_t) is changing between HIGH and LOW with every clock cycle.

2. The noted pattern (N, N + 1...) is used continuously during  $I_{DD}$  measurement for  $I_{DD4R}$ .

**Table 72: Switching for IDD4W** 

Clock	CKE	CS_n	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	Н	L	N	Write_Rising	LLH	LHLHLHL	L
Falling	Н	L	N	Write_Falling	LLL	LLLLLLL	L
Rising	Н	Н	N + 1	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 1	NOP	LLL	LLLLLLL	L
Rising	Н	Н	N + 2	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 2	NOP	LLL	LLLLLLL	Н
Rising	Н	Н	N + 3	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N + 3	NOP	LLH	LHLLHLH	L
Rising	Н	L	N + 4	Write_Rising	LLH	LHLLHLH	Н
Falling	Н	L	N + 4	Write_Falling	HHL	нннннн	Н
Rising	Н	Н	N + 5	NOP	ННН	нннннн	Н
Falling	Н	Н	N + 5	NOP	ННН	нннннн	L
Rising	Н	Н	N + 6	NOP	ННН	нннннн	L
Falling	Н	Н	N + 6	NOP	ННН	нннннн	L
Rising	Н	Н	N + 7	NOP	ННН	нннннн	Н
Falling	Н	Н	N + 7	NOP	LLH	LHLHLHL	L

Notes: 1. Data strobe (DQS\_t) is changing between HIGH and LOW with every clock cycle.

- 2. Data masking (DM) must always be driven LOW.
- 3. The noted pattern (N, N + 1...) is used continuously during  $I_{DD}$  measurement for  $I_{DD4W}$ .



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Electrical Specifications – I<sub>DD</sub> Measurements and Conditions

## **IDD** Specifications

 $I_{\mathrm{DD}}$  values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of I<sub>DD6ET</sub>, which is for the entire extended temperature range.

## **Table 73: IDD Specification Parameters and Operating Conditions**

 $V_{DD2}$ ,  $V_{DDQ}$ ,  $V_{DDCA}$  = 1.14–1.30V;  $V_{DD1}$  = 1.70–1.95V Notes 1, 2, 3, and 5 apply to entire table; Note 4 applies to all "in" values

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current: <sup>t</sup> CK = <sup>t</sup> CK	I <sub>DD01</sub>	V <sub>DD1</sub>	
(MIN); ${}^{t}RC = {}^{t}RC$ (MIN); CKE is HIGH; CS_n is HIGH between valid	I <sub>DD02</sub>	$V_{DD2}$	
commands; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	I <sub>DD0,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	2
Idle power-down standby current: <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is	I <sub>DD2P1</sub>	V <sub>DD1</sub>	
LOW; CS_n is HIGH; All banks are idle; CA bus inputs are switch-	I <sub>DD2P2</sub>	V <sub>DD2</sub>	
ing; Data bus inputs are stable; ODT is disabled	I <sub>DD2P,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	2
Idle power-down standby current with clock stop: CK_t =	I <sub>DD2PS1</sub>	V <sub>DD1</sub>	
LOW, CK_c = HIGH; CKE is LOW; CS_n is HIGH; All banks are idle;	I <sub>DD2PS2</sub>	V <sub>DD2</sub>	
CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	I <sub>DD2PS,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	2
Idle non-power-down standby current: tCK = tCK (MIN); CKE is	I <sub>DD2N1</sub>	V <sub>DD1</sub>	
HIGH; CS_n is HIGH; All banks are idle; CA bus inputs are switch-	I <sub>DD2N2</sub>	V <sub>DD2</sub>	
ing; Data bus inputs are stable; ODT is disabled	I <sub>DD2N,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	2
Idle non-power-down standby current with clock stopped:	I <sub>DD2NS1</sub>	V <sub>DD1</sub>	
$CK_t = LOW$ ; $CK_c = HIGH$ ; $CKE$ is $HIGH$ ; $CS_n$ is $HIGH$ ; $All$ banks	I <sub>DD2NS2</sub>	$V_{DD2}$	
are idle; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	I <sub>DD2NS,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	2
Active power-down standby current: <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is	I <sub>DD3P1</sub>	V <sub>DD1</sub>	
LOW; CS_n is HIGH; One bank is active; CA bus inputs are switch-	I <sub>DD3P2</sub>	V <sub>DD2</sub>	
ing; Data bus inputs are stable; ODT is disabled	I <sub>DD3P,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	2
Active power-down standby current with clock stop: CK_t =	I <sub>DD3PS1</sub>	V <sub>DD1</sub>	
LOW, CK_c = HIGH; CKE is LOW; CS_n is HIGH; One bank is active;	I <sub>DD3PS22</sub>	V <sub>DD2</sub>	
CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	I <sub>DD3PS,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	3
Active non-power-down standby current: <sup>t</sup> CK = <sup>t</sup> CK (MIN);	I <sub>DD3N1</sub>	V <sub>DD1</sub>	
CKE is HIGH; CS_n is HIGH; One bank is active; CA bus inputs are	I <sub>DD3N2</sub>	V <sub>DD2</sub>	
switching; Data bus inputs are stable; ODT is disabled	I <sub>DD3N,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	3
Active non-power-down standby current with clock stop-	I <sub>DD3NS1</sub>	V <sub>DD1</sub>	
<b>ped:</b> CK_t = LOW, CK_c = HIGH; CKE is HIGH; CS_n is HIGH; One	I <sub>DD3NS2</sub>	V <sub>DD2</sub>	
bank is active; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	I <sub>DD3NS,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	3



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Electrical Specifications – I<sub>DD</sub> Measurements and Conditions

### **Table 73: IDD Specification Parameters and Operating Conditions (Continued)**

 $V_{DD2}$ ,  $V_{DDQ}$ ,  $V_{DDCA} = 1.14-1.30V$ ;  $V_{DD1} = 1.70-1.95V$ 

Notes 1, 2, 3, and 5 apply to entire table; Note 4 applies to all "in" values

Parameter/Condition	Symbol	Power Supply	Notes
Operating burst READ current: <sup>t</sup> CK = <sup>t</sup> CK (MIN); CS_n is HIGH	I <sub>DD4R1</sub>	V <sub>DD1</sub>	
between valid commands; One bank is active; BL = 8; RL = RL	I <sub>DD4R2</sub>	V <sub>DD2</sub>	
(MIN); CA bus inputs are switching; 50% data change each burst transfer; ODT is disabled	I <sub>DD4R,in</sub>	V <sub>DDCA</sub>	
<b>Operating burst WRITE current:</b> <sup>t</sup> CK = <sup>t</sup> CK (MIN); CS_n is HIGH	I <sub>DD4W1</sub>	V <sub>DD1</sub>	
between valid commands; One bank is active; BL = 8; WL = WL	I <sub>DD4W2</sub>	V <sub>DD2</sub>	
(MIN); CA bus inputs are switching; 50% data change each burst transfer; ODT is disabled	I <sub>DD4W,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	3
All-bank REFRESH burst current: <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is HIGH	I <sub>DD51</sub>	V <sub>DD1</sub>	
between valid commands; <sup>t</sup> RC = <sup>t</sup> RFCab (MIN); Burst refresh; CA	I <sub>DD52</sub>	V <sub>DD2</sub>	
bus inputs are switching; Data bus inputs are stable; ODT is disabled	I <sub>DD5,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	3
All-bank REFRESH average current: <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is	I <sub>DD5AB1</sub>	V <sub>DD1</sub>	
HIGH between valid commands; <sup>t</sup> RC = <sup>t</sup> REFI; CA bus inputs are	I <sub>DD5AB2</sub>	V <sub>DD2</sub>	
switching; Data bus inputs are stable; ODT is disabled	I <sub>DD5AB,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	3
Per-bank REFRESH average current: <sup>t</sup> CK = <sup>t</sup> CK (MIN); CKE is	I <sub>DD5PB1</sub>	V <sub>DD1</sub>	
HIGH between valid commands; <sup>t</sup> RC = <sup>t</sup> REFI/8; CA bus inputs are	I <sub>DD5PB2</sub>	V <sub>DD2</sub>	
switching; Data bus inputs are stable; ODT is disabled	I <sub>DD5PB,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	3
Self refresh current (-30°C to +85°C): CK_t = LOW, CK_c =	I <sub>DD61</sub>	V <sub>DD1</sub>	4, 5
HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are	I <sub>DD62</sub>	V <sub>DD2</sub>	4, 5
stable; Maximum 1x self refresh rate; ODT is disabled	I <sub>DD6,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	3, 4
Self refresh current (+85°C to +105°C): CK_t = LOW, CK_c =	I <sub>DD6ET1</sub>	V <sub>DD1</sub>	5, 6
HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are	I <sub>DD6ET2</sub>	V <sub>DD2</sub>	5, 6
stable; ODT is disabled	I <sub>DD6ET,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	3, 5, 6
<b>Deep power-down current:</b> CK_t = LOW, CK_c = HIGH; CKE is	I <sub>DD81</sub>	V <sub>DD1</sub>	
LOW; CA bus inputs are stable; Data bus inputs are stable; ODT is	I <sub>DD82</sub>	V <sub>DD2</sub>	
disabled	I <sub>DD8,in</sub>	V <sub>DDCA</sub> , V <sub>DDQ</sub>	3

- Notes: 1. ODT disabled: MR11[2:0] = 000b.
  - 2. I<sub>DD</sub> current specifications are tested after the device is properly initialized.
  - 3. Measured currents are the summation of  $V_{DDQ}$  and  $V_{DDCA}$ .
  - 4. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh before going into the elevated temperature range.
  - 5. This is the general definition that applies to full-array self-refresh.
  - 6. IDD6ET is a typical value, is sampled only, and is not tested.
  - 7. For all  $I_{DD}$  measurements,  $V_{IHCKE} = 0.8 \times V_{DDCA}$ ;  $V_{ILCKE} = 0.2 \times V_{DDCA}$ .



## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM **AC and DC Operating Conditions**

## **AC and DC Operating Conditions**

Operation or timing that is not specified is illegal. To ensure proper operation, the device must be initialized properly.

### **Table 74: Recommended DC Operating Conditions**

Note 1 applies to entire table

Symbol	Min	Тур	Max	DRAM	Unit	Notes
V <sub>DD1</sub>	1.70	1.80	1.95	Core power 1	V	2
V <sub>DD2</sub>	1.14	1.20	1.30	Core power 2	V	
V <sub>DDCA</sub>	1.14	1.20	1.30	Input buffer power	V	
$V_{\rm DDQ}$	1.14	1.20	1.30	I/O buffer power	V	

- Notes: 1. The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 1 MHz at the DRAM package ball.
  - 2.  $V_{DD1}$  uses significantly less power than  $V_{DD2}$ .

#### **Table 75: Input Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input leakage current: For CA, CKE, CS_n, CK; Any input $0V \le V_{IN} \le V_{DDCA}$ ; (All other pins not under test = $0V$ )	l <sub>l</sub>	-2	2	μΑ	1
$V_{REF}$ supply leakage current: $V_{REFDQ} = V_{DDQ}/2$ , or $V_{REF-CA} = V_{DDCA}/2$ ; (All other pins not under test = 0V)	I <sub>VREF</sub>	-1	1	μΑ	2

- Notes: 1. Although DM is for input only, the DM leakage must match the DQ and DQS output leakage specification.
  - 2. The minimum limit requirement is for testing purposes. The leakage current on V<sub>RFFCA</sub> and V<sub>REFDO</sub> pins should be minimal.

#### **Table 76: Operating Temperature Range**

Notes 1 and 2 apply to entire table

Parameter/Condition	Symbol	Min	Max	Unit
Standard (WT) temperature range	T <sub>CASE</sub> <sup>1</sup>	-30	85	°C
Wide temperature range		-30	105	°C

- 1. Operating temperature is the case surface temperature at the center of the top side of the device. For measurement conditions, refer to the JESD51-2 standard.
- 2. Either the device operating temperature or the temperature sensor can be used to set an appropriate refresh rate, determine the need for AC timing derating, and/or monitor the operating temperature (see Temperature Sensor). When using the temperature sensor, the actual device case temperature may be higher than the T<sub>CASE</sub> rating that applies for the operating temperature range. For example, T<sub>CASE</sub> could be above +85°C when the temperature sensor indicates a temperature of less than +85°C.

## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM AC and DC Logic Input Measurement Levels for Single-Ended Signals

## **AC and DC Logic Input Measurement Levels for Single-Ended Signals**

Table 77: Single-Ended AC and DC Input Levels for CA and CS in Inputs

Parameter	Symbol 1		/1600	1866/2133			
rarameter	Symbol	Min	Max	Min	Max	Unit	Notes
AC input logic HIGH	V <sub>IHCA(AC)</sub>	V <sub>REF</sub> + 0.150	Note 2	V <sub>REF</sub> + 0.135	Note 2	V	1, 2
AC input logic LOW	V <sub>ILCA(AC)</sub>	Note 2	V <sub>REF</sub> - 0.150	Note 2	V <sub>REF</sub> - 0.135	V	1, 2
DC input logic HIGH	V <sub>IHCA(DC)</sub>	V <sub>REF</sub> + 0.100	V <sub>DDCA</sub>	V <sub>REF</sub> + 0.100	V <sub>DDCA</sub>	V	1
DC input logic LOW	V <sub>ILCA(DC)</sub>	V <sub>SSCA</sub>	V <sub>REF</sub> - 0.100	V <sub>SSCA</sub>	V <sub>REF</sub> - 0.100	V	1
Reference voltage for CA and CS_n inputs	V <sub>REFCA(DC)</sub>	0.49 × V <sub>DDCA</sub>	0.51 × V <sub>DDCA</sub>	0.49 × V <sub>DDCA</sub>	0.51 × V <sub>DDCA</sub>	V	3, 4

- Notes: 1. For CA and CS\_n input-only pins.  $V_{REF} = V_{REFCA(DC)}$ .
  - 2. See figure: Overshoot and Undershoot Definition.
  - 3. The AC peak noise on V<sub>REFCA</sub> could prevent V<sub>REFCA</sub> from deviating more than ±1% V<sub>DDCA</sub> from  $V_{REFCA(DC)}$  (for reference, approximately  $\pm 12mV$ ).
  - 4. For reference, approximately  $V_{DDCA}/2 \pm 12mV$ .

**Table 78: Single-Ended AC and DC Input Levels for CKE** 

Parameter	Symbol	Min	Max	Unit	Notes
CKE input HIGH level	V <sub>IHCKE</sub>	$0.65 \times V_{DDCA}$	Note 1	V	1
CKE input LOW level	V <sub>ILCKE</sub>	Note 1	$0.35 \times V_{DDCA}$	V	1

Note: 1. See figure: Overshoot and Undershoot Definition.

Table 79: Single-Ended AC and DC Input Levels for DQ and DM

Parameter	Symbol	1333	/1600	1866/2	2133		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
AC input logic HIGH	$V_{IHDQ(AC)}$	V <sub>REF</sub> + 0.150	Note 2	V <sub>REF</sub> + 0.135	Note 2	V	1, 2, 5
AC input logic LOW	$V_{ILDQ(AC)}$	Note 2	V <sub>REF</sub> - 0.150	Note 2	V <sub>REF</sub> - 0.135	V	1, 2, 5
DC input logic HIGH	$V_{IHDQ(DC)}$	V <sub>REF</sub> + 0.100	$V_{DDQ}$	V <sub>REF</sub> + 0.100	$V_{DDQ}$	V	1
DC input logic LOW	V <sub>ILDQ(DC)</sub>	V <sub>SSQ</sub>	V <sub>REF</sub> - 0.100	$V_{SSQ}$	V <sub>REF</sub> - 0.100	V	1
Reference voltage for DQ and DM in- puts	V <sub>REFDQ(DC)</sub>	0.49 × V <sub>DDQ</sub>	0.51 × V <sub>DDQ</sub>	0.49 × V <sub>DDQ</sub>	0.51 × V <sub>DDQ</sub>	V	3, 4
Reference voltage for DQ and DM in- puts (DQ ODT ena- bled)	V <sub>REFDQ(DC)</sub> DQODT,ena- bled	V <sub>ODTR</sub> /2 - 0.01 × V <sub>DDQ</sub>	$V_{\rm ODTR}/2 + 0.01 \times V_{\rm DDQ}$	V <sub>ODTR</sub> /2 - 0.01 × V <sub>DDQ</sub>	V <sub>ODTR</sub> /2 + 0.01 × V <sub>DDQ</sub>	V	3, 5, 6

- Notes: 1. For DQ input-only pins.  $V_{REF} = V_{REFDQ(DC)}$ .
  - 2. See figure: Overshoot and Undershoot Definition.
  - 3. The AC peak noise on  $V_{REFDO}$  could prevent  $V_{REFDO}$  from deviating more than  $\pm 1\%$   $V_{DDO}$ from  $V_{REFDO(DC)}$  (for reference, approximately  $\pm 12$ mV).



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM AC and DC Logic Input Measurement Levels for Single-Ended Signals


- 4. For reference, approximately  $V_{DDQ}/2 \pm 12mV$ .
- 5. For reference, approximately V<sub>ODTR</sub>/2 ±12mV.
- 6. The nominal mode register programmed values for  $R_{ODT}$  and the nominal controller output impedance  $R_{ON}$  are used for the calculation of  $V_{ODTR}$ . For testing purposes, a controller  $R_{ON}$  value of  $50\Omega$  is used.

$$V_{ODTR} = \frac{2R_{ON} + R_{TT}}{R_{ON} + R_{TT}} \times V_{DDQ}$$

## **V<sub>REF</sub>** Tolerances

The DC tolerance limits and AC noise limits for the reference voltages  $V_{REFCA}$  and  $V_{REFDQ}$  are shown below. This figure shows a valid reference voltage  $V_{REF}(t)$  as a function of time.  $V_{DD}$  is used in place of  $V_{DDCA}$  for  $V_{REFCA}$ , and  $V_{DDQ}$  for  $V_{REFDQ}$ .  $V_{REF(DC)}$  is the linear average of  $V_{REF}(t)$  over a very long period of time (for example, 1 second), and is specified as a fraction of the linear average of  $V_{DDQ}$  or  $V_{DDCA}$ , also over a very long period of time (for example, 1 second). This average must meet the MIN/MAX requirements in the table: Single-Ended AC and DC Input Levels for CA and CS\_n Inputs. Additionally,  $V_{REF}(t)$  can temporarily deviate from  $V_{REF(DC)}$  by no more than  $\pm 1\%$   $V_{DD}$ .  $V_{REF}(t)$  cannot track noise on  $V_{DDO}$  or  $V_{DDCA}$  if doing so would force  $V_{REF}$  outside these specifications.

Figure 69: V<sub>REF</sub> DC Tolerance and V<sub>REF</sub> AC Noise Limits



The voltage levels for setup and hold time measurements  $V_{IH(AC)}$ ,  $V_{IH(DC)}$ ,  $V_{IL(AC)}$ , and  $V_{IL(DC)}$  are dependent on  $V_{REF}$ .  $V_{REF}$  shall be understood as  $V_{REF(DC)}$ , as defined in the Single-Ended Requirements for Differential Signals figure.

V<sub>REF</sub> DC variations affect the absolute voltage a signal must reach to achieve a valid HIGH or LOW, as well as the time from which setup and hold times are measured.


System timing and voltage budgets must account for V<sub>REF</sub> deviations outside this range.

The setup/hold specification and derating values must include time and voltage associated with  $V_{REF}$  AC noise. Timing and voltage effects due to AC noise on  $V_{REF}$  up to the specified limit (±1%  $V_{DD}$ ) are included in device timings and associated deratings.

## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM AC and DC Logic Input Measurement Levels for Single-Ended Signals

## **Input Signal**


Figure 70: LPDDR3-1600 to LPDDR3-1333 Input Signal



- Notes: 1. Numbers reflect typical values.
  - 2. For CA[9:0], CK, and CS\_n,  $V_{DD}$  stands for  $V_{DDCA}$ . For DQ, DM, DQS, and ODT,  $V_{DD}$  stands
  - 3. For CA[9:0], CK, and CS\_n, V<sub>SS</sub> stands for V<sub>SSCA</sub>. For DQ, DM, DQS, and ODT, V<sub>SS</sub> stands for V<sub>SSO</sub>.

## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM AC and DC Logic Input Measurement Levels for Single-Ended **Signals**

Figure 71: LPDDR3-2133 to LPDDR3-1866 Input Signal




- Notes: 1. Numbers reflect typical values.
  - 2. For CA[9:0], CK, and CS\_n,  $V_{DD}$  stands for  $V_{DDCA}$ . For DQ, DM, DQS, and ODT,  $V_{DD}$  stands
  - 3. For CA[9:0], CK, and CS\_n,  $V_{SS}$  stands for  $V_{SSCA}$ . For DQ, DM, DQS, and ODT,  $V_{SS}$  stands for V<sub>SSO</sub>.

8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM **AC and DC Logic Input Measurement Levels for Differential** Signals

## **AC and DC Logic Input Measurement Levels for Differential Signals**

Figure 72: Differential AC Swing Time and <sup>t</sup>DVAC



#### **Table 80: Differential AC and DC Input Levels**

For CK,  $V_{REF} = V_{REFCA(DC)}$ ; For DQS,  $V_{REF} = V_{REFDQ(DC)}$ 

		LPD			
Parameter	Symbol	Min	Max	Unit	Notes
Differential input HIGH AC	V <sub>IH,diff(AC)</sub>	2 × (V <sub>IH(AC)</sub> - V <sub>REF</sub> )	Note 1	V	2
Differential input LOW AC	$V_{IL,diff(AC)}$	Note 1	$2 \times (V_{IL(AC)} - V_{REF})$	V	2
Differential input HIGH DC	V <sub>IH,diff(DC)</sub>	2 × (V <sub>IH(DC)</sub> - V <sub>REF</sub> )	Note 1	V	3
Differential input LOW DC	V <sub>IL,diff(DC)</sub>	Note 1	2 × (V <sub>IL(DC)</sub> - V <sub>REF</sub> )	V	3

- Notes: 1. These values are not defined; however, the single-ended signals CK and DQS must be within the respective limits (VIH(DC)max, VIL(DC)min) for single-ended signals, and must comply with the specified limitations for overshoot and undershoot (see figure: Overshoot and Undershoot Definition).
  - 2. For CK, use  $V_{IH}/V_{IL(AC)}$  of CA and  $V_{REFCA}$ ; for DQS, use  $V_{IH}/V_{IL(AC)}$  of DQ and  $V_{REFDQ}$ . If a reduced AC HIGH or AC LOW is used for a signal group, the reduced voltage level also applies.
  - 3. Used to define a differential signal slew rate.

# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM AC and DC Logic Input Measurement Levels for Differential Signals

Table 81: CK and DQS Time Requirements Before Ringback (tDVAC)

Slew Rate	V <sub>IL,dif</sub>	os) @ V <sub>IH</sub> / <sub>f(AC)</sub> = 333 Mb/s	V <sub>IL,dif</sub>	os) @ V <sub>IH</sub> / <sub>f(AC)</sub> = 600 Mb/s	<sup>t</sup> DVAC (ps) @ V <sub>IH</sub> /V <sub>IL,diff(AC)</sub> = 270mV1866 Mb/s		<sup>t</sup> DVAC (ps) @ V <sub>IH</sub> /V <sub>IL,diff(AC)</sub> = 270mV2133 Mb/s	
(V/ns)	Min	Max	Min	Max	Min	Max	Min	Max
>8.0	58	_	48	_	40	_	34	_
8.0	58	_	48	_	40	_	34	_
7.0	56	_	46	-	39	-	33	_
6.0	53	_	43	-	36	-	30	_
5.0	50	_	40	-	33	-	27	_
4.0	45	_	35	-	29	-	23	_
3.0	37	_	27	-	21	-	15	_
<3.0	37	-	27	-	21	-	15	_


## **Single-Ended Requirements for Differential Signals**

Each individual component of a differential signal (CK and DQS) must also comply with certain requirements for single-ended signals.

CK must meet  $V_{SEH(AC)min}/V_{SEL(AC)max}$  in every half cycle. DQS must meet  $V_{SEH(AC)min}/V_{SEL(AC)max}$  in every half cycle preceding and following a valid transition.

The applicable AC levels for CA and DQ differ by speed bin.

**Figure 73: Single-Ended Requirements for Differential Signals** 



Note: While CA and DQ signal requirements are referenced to  $V_{REF}$ , the single-ended components of differential signals also have a requirement with respect to  $V_{DDQ}/2$  for DQS, and  $V_{DDCA}/2$  for CK.



## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM AC and DC Logic Input Measurement Levels for Differential **Signals**

The transition of single-ended signals through the AC levels is used to measure setup time. For single-ended components of differential signals, the requirement to reach V<sub>SEL(AC)max</sub> or V<sub>SEH(AC)min</sub> has no bearing on timing; however, this requirement adds a restriction on the common mode characteristics of these signals (see tables: Single-Ended AC and DC Input Levels for CA and CS\_n Inputs; Single-Ended AC and DC Input Levels for DO and DM).

**Table 82: Single-Ended Levels for CK and DQS** 

Parameter	Symbol	Val	Unit	Notes		
rarameter	Symbol	Min	Max	Unit	Notes	
Single-ended HIGH level for strobes	V	(V <sub>DDQ</sub> /2) + 0.150	Note 1	V	2, 3	
Single-ended HIGH level for CK	V <sub>SEH(AC150)</sub>	$(V_{DDCA}/2) + 0.150$	Note 1	V	2, 3	
Single-ended LOW level for strobes	V <sub>SEL(AC150)</sub>	Note 1	(V <sub>DDQ</sub> /2) - 0.150	V	2, 3	
Single-ended LOW level for CK	1	Note 1	(V <sub>DDCA</sub> /2) - 0.150	V	2, 3	
Single-ended HIGH level for strobes	V	(V <sub>DDQ</sub> /2) + 0.135	Note 1	V	2, 3	
Single-ended HIGH level for CK	V <sub>SEH(AC135)</sub>	$(V_{DDCA}/2) + 0.135$	Note 1	V	2, 3	
Single-ended LOW level for strobes	V <sub>SEL(AC135)</sub>	Note 1	(V <sub>DDQ</sub> /2) + 0.135	V	2, 3	
Single-ended LOW level for CK		Note 1	(V <sub>DDCA</sub> /2) + 0.135	V	2, 3	

- Notes: 1. These values are not defined; however, the single-ended signals CK and DQS[3:0] must be within the respective limits ( $V_{IH(DC)max}$ ,  $V_{IL(DC)min}$ ) for single-ended signals, and must comply with the specified limitations for overshoot and undershoot (see figure: Overshoot and Undershoot Definition).
  - 2. For CK, use V<sub>SEH</sub>/V<sub>SEL(AC)</sub> of CA; for strobes (DQS[3:0]), use V<sub>IH</sub>/V<sub>IL(AC)</sub> of DQ.
  - 3.  $V_{IH(AC)}$  and  $V_{IL(AC)}$  for DQ are based on  $V_{REFDQ}$ ;  $V_{SEH(AC)}$  and  $V_{SEL(AC)}$  for CA are based on V<sub>REFCA</sub>. If a reduced AC HIGH or AC LOW is used for a signal group, the reduced level applies.

## **Differential Input Crosspoint Voltage**

To ensure tight setup and hold times, as well as output skew parameters with respect to clock and strobe, each crosspoint voltage of differential input signals (CK, CK c, DQS t, and DQS\_c) must meet the specifications in the table above. The differential input crosspoint voltage (VIX) is measured from the actual crosspoint of the true signal and its and complement to the midlevel between  $V_{DD}$  and  $V_{SS}$ .

## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM AC and DC Logic Input Measurement Levels for Differential Signals

Figure 74: VIX Definition




Table 83: Crosspoint Voltage for Differential Input Signals (CK, CK\_c, DQS\_t, DQS\_c)

Parameter	Symbol	Min	Max	Unit	Notes
Differential input crosspoint voltage relative to V <sub>DDCA</sub> /2 for CK	V <sub>IXCA(AC)</sub>	-120	120	mV	1, 2
Differential input crosspoint voltage relative to $V_{DDQ}/2$ for DQS	V <sub>IXDQ(AC)</sub>	-120	120	mV	1, 2

- Notes: 1. The typical value of  $V_{IX(AC)}$  is expected to be about  $0.5 \times V_{DD}$  of the transmitting device, and it is expected to track variations in V<sub>DD</sub>. V<sub>IX(AC)</sub> indicates the voltage at which differential input signals must cross.
  - 2. For CK,  $V_{REF} = V_{REFCA(DC)}$ . For DQS,  $V_{REF} = V_{REFDQ(DC)}$ .

### **Input Slew Rate**


**Table 84: Differential Input Slew Rate Definition** 

	Measured <sup>1</sup>		
Description	From	То	Defined By
Differential input slew rate for rising edge (CK and DQS)	$V_{\text{IL,diff,max}}$	V <sub>IH,diff,min</sub>	$(V_{IH,diff,min}$ - $V_{IL,diff,max})$ / $\Delta TR_{diff}$
Differential input slew rate for falling edge (CK and DQS)	$V_{IH,diff,min}$	V <sub>IL,diff,max</sub>	$(V_{IH,diff,min}$ - $V_{IL,diff,max})$ / $\Delta TF_{diff}$

Note: 1. The differential signals (CK and DQS) must be linear between these thresholds.

# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM AC and DC Logic Input Measurement Levels for Differential Signals

Figure 75: Differential Input Slew Rate Definition for CK and DQS



# Cron<sup>®</sup> 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Output Characteristics and Operating Conditions

## **Output Characteristics and Operating Conditions**

**Table 85: Single-Ended AC and DC Output Levels** 

Parameter	Symbol	Value	Unit	Notes
AC output HIGH measurement level (for output slew rate)	V <sub>OH(AC)</sub>	V <sub>REF</sub> + 0.12	V	
AC output LOW measurement level (for output slew rate)	V <sub>OL(AC)</sub>	V <sub>REF</sub> - 0.12	V	
DC output HIGH measurement level (for I-V curve linearity)	V <sub>OH(DC)</sub>	0.9 × V <sub>DDQ</sub>	V	1
DC output LOW measurement level (for I-V curve linearity)	V <sub>OL(DC)</sub>	0.1 × V <sub>DDQ</sub>	V	2
DC output LOW measurement level (for I-V curve linearity); ODT enabled DQS_t	V <sub>OL(DC)ODT,enabled</sub>	$V_{DDQ} \times \{0.1 + 0.9 \times [R_{ON} / (R_{TT} + R_{ON})]\}$	V	3
Output leakage current (DQ, DM, DQS); DQ, DQS are disa-	I <sub>OZ</sub>	–5 (MIN)	μA	
bled; $0V \le V_{OUT} \le V_{DDQ}$		5 (MAX)		
Delta output impedance between pull-up and pull-down	MM <sub>PUPD</sub>	–15 (MIN)	%	
for DQ/DM		15 (MAX)		

- Notes: 1.  $I_{OH} = -0.1 \text{mA}$ .
  - 2.  $I_{OL} = 0.1 \text{mA}$ .
  - 3. The minimum value is derived when using R<sub>TT.min</sub> and R<sub>ON.max</sub> (±30% uncalibrated, ±15% calibrated).

### **Table 86: Differential AC and DC Output Levels**

Parameter	Symbol	Value	Unit	Notes
AC differential output HIGH measurement level (for output SR)	V <sub>OH,diff(AC)</sub>	$0.2 \times V_{DDQ}$	V	1
AC differential output LOW measurement level (for output SR)	V <sub>OL,diff(AC)</sub>	$-0.2 \times V_{DDQ}$	V	2

Notes: 1.  $I_{OH} = -0.1 \text{mA}$ .

2.  $I_{OL} = 0.1 \text{mA}$ .

## **Single-Ended Output Slew Rate**

With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between V<sub>OL(AC)</sub> and V<sub>OH(AC)</sub> for single-ended signals.


**Table 87: Single-Ended Output Slew Rate Definition** 

	Meas	ured	
Description	From	То	Defined by
Single-ended output slew rate for rising edge	V <sub>OL(AC)</sub>	V <sub>OH(AC)</sub>	[V <sub>OH(AC)</sub> - V <sub>OL(AC)</sub> ] / ΔTR <sub>SE</sub>
Single-ended output slew rate for falling edge	V <sub>OH(AC)</sub>	V <sub>OL(AC)</sub>	[V <sub>OH(AC)</sub> - V <sub>OL(AC)</sub> ] / ΔTF <sub>SE</sub>

Note: 1. Output slew rate is verified by design and characterization and may not be subject to production testing.

## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Output Characteristics and Operating Conditions

Figure 76: Single-Ended Output Slew Rate Definition



#### **Table 88: Single-Ended Output Slew Rate**

Notes 1-5 apply to entire table

		Value		
Parameter	Symbol	Min	Мах	Unit
Single-ended output slew rate (output impedance = $40\Omega \pm 30\%$ )	SRQ <sub>SE</sub>	1.5	4.0	V/ns
Output slew-rate-matching ratio (pull-up to pull-down)	-	0.7	1.4	-

Notes:

- 1. Definitions: SR = Slew rate; Q = Query output (similar to DQ = Data-in, query output); SE = Single-ended signals.
- 2. Measured with output reference load.
- 3. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage over the entire temperature and voltage range. For a given output, the ratio represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 4. The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$ .
- 5. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one half of DQ signals per data byte driving HIGH and one half of DQ signals per data byte driving LOW.



## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM **Output Characteristics and Operating Conditions**

## **Differential Output Slew Rate**


With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between  $V_{OL,diff(AC)}$  and  $V_{OH,diff(AC)}$  for differential signals.

**Table 89: Differential Output Slew Rate Definition** 

	Measured		
Description	From	То	Defined by
Differential output slew rate for rising edge	$V_{OL,diff(AC)}$	V <sub>OH,diff(AC)</sub>	$[V_{OH,diff(AC)} - V_{OL,diff(AC)}] / \Delta TR_{diff}$
Differential output slew rate for falling edge	V <sub>OH,diff(AC)</sub>	$V_{OL,diff(AC)}$	$[V_{OH,diff(AC)} - V_{OL,diff(AC)}] / \Delta TF_{diff}$

Note: 1. Output slew rate is verified by design and characterization and may not be subject to production testing.

**Figure 77: Differential Output Slew Rate Definition** 



**Table 90: Differential Output Slew Rate** 

Parameter	Symbol	Min	Max	Unit
Differential output slew rate (output impedance = $40\Omega \pm 30\%$ )	SRQ <sub>diff</sub>	3.0	8.0	V/ns

- Notes: 1. Definitions: SR = Slew rate; Q = Query output (similar to DQ = Data-in, query output); diff = Differential signals.
  - 2. Measured with output reference load.
  - 3. The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$ .
  - 4. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one half of the DQ signals per data byte driving HIGH and one half of the DQ signals per data byte driving LOW.




## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Output Characteristics and Operating Conditions

**Table 91: AC Overshoot/Undershoot Specification** 

Parameter	2133	1866	1600	1333	Unit	Notes
Maximum peak amplitude provided for overshoot area	0.35	0.35	0.35	0.35	V	
Maximum peak amplitude provided for undershoot area	0.35	0.35	0.35	0.35	V	
Maximum area above V <sub>DD</sub>	0.10	0.10	0.10	0.12	V-ns	1
Maximum area below V <sub>SS</sub>	0.10	0.10	0.10	0.12	V-ns	2

- Notes: 1.  $V_{DD} = V_{DDCA}$  for CA[9:0], CK, CS\_n, and CKE.  $V_{DD}$  stands for  $V_{DDO}$  for DQ, DM, DQS, and
  - 2.  $V_{SS} = V_{SSCA}$  for CA[9:0], CK, CS\_n, and CKE.  $V_{SS}$  stands for  $V_{SSQ}$  for DQ, DM, DQS, and ODT.
  - 3. Maximum peak amplitude values are referenced from actual  $V_{DD}$  and  $V_{SS}$  values.
  - 4. Maximum area values are referenced from maximum operating V<sub>DD</sub> and V<sub>SS</sub> values.

**Figure 78: Overshoot and Undershoot Definition** 




- Notes: 1.  $V_{DD} = V_{DDCA}$  for CA[9:0], CK, CS\_n, and CKE.  $V_{DD} = V_{DDQ}$  for DQ, DM, DQS, and ODT.
  - 2.  $V_{SS} = V_{SSCA}$  for CA[9:0], CK, CS\_n, and CKE.  $V_{SS} = V_{SSQ}$  for DQ, DM, DQS, and ODT.
  - 3. Maximum peak amplitude values are referenced from actual V<sub>DD</sub> and V<sub>SS</sub> values.
  - 4. Maximum area values are referenced from maximum operating  $V_{DD}$  and  $V_{SS}$  values.

## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Output Characteristics and Operating Conditions

## **HSUL\_12 Driver Output Timing Reference Load**

The timing reference loads are not a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally with one or more coaxial transmission lines terminated at the tester electronics.

Figure 79: HSUL\_12 Driver Output Reference Load for Timing and Slew Rate



Note: 1. All output timing parameter values (<sup>†</sup>DQSCK, <sup>†</sup>DQSQ, <sup>†</sup>HZ, <sup>†</sup>RPRE, etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

## **Output Driver Impedance**

Output driver impedance is selected by a mode register during initialization. The selected value is able to maintain the tight tolerances specified if proper ZQ calibration is performed. Output specifications refer to the default output drive unless specifically stated otherwise. The output driver impedance  $R_{ON}$  is defined by the value of the external reference resistor  $R_{ZO}$  as follows:

$$R_{ONPU} = \frac{V_{DDQ} - V_{OUT}}{ABS(I_{OUT})}$$


When  $R_{\mbox{\scriptsize ONPD}}$  is turned off.

$$R_{\text{ONPD}} = \frac{V_{\text{OUT}}}{\text{ABS}(I_{\text{OUT}})}$$

When R<sub>ONPU</sub> is turned off.

**Figure 80: Output Driver** 

#### Chip in Drive Mode



## **Output Driver Impedance Characteristics with ZQ Calibration**

Output driver impedance is defined by the value of the external reference resistor R<sub>ZO</sub>. Typical  $R_{ZO}$  is 240 $\Omega$ .

#### **Table 92: Output Driver DC Electrical Characteristics with ZQ Calibration**

Notes 1-4 apply to entire table

R <sub>ONnom</sub>	Resistor	V <sub>OUT</sub>	Min	Тур	Max	Unit	Notes
34.3Ω	R <sub>ON34PD</sub>	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R <sub>ZQ</sub> /7	
	R <sub>ON34PU</sub>	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R <sub>ZQ</sub> /7	
40.0Ω	R <sub>ON40PD</sub>	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R <sub>ZQ</sub> /6	
	R <sub>ON40PU</sub>	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R <sub>ZQ</sub> /6	
48.0Ω	R <sub>ON48PD</sub>	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R <sub>ZQ</sub> /5	
	R <sub>ON48PU</sub>	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	R <sub>ZQ</sub> /5	
Mismatch between pull-up and pull-down	$MM_{PUPD}$	_	-15.00	_	15.00	%	5

- Notes: 1. Applies across entire operating temperature range after calibration.
  - 2.  $R_{ZO} = 240\Omega$ .
  - 3. The tolerance limits are specified after calibration, with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see Output Driver Temperature and Voltage Sensitivity.
  - 4. Pull-down and pull-up output driver impedances should be calibrated at 0.5 x V<sub>DDO</sub>.
  - 5. Measurement definition for mismatch between pull-up and pull-down, MM<sub>PLIPD</sub>: Measure  $R_{ONPU}$  and  $R_{ONPD}$ , both at  $0.5 \times V_{DDO}$ :

$$MM_{PUPD} = \frac{R_{ONPU} - R_{ONPD}}{R_{ON,nom}} \times 100$$

For example, with  $MM_{PUPD}$  (MAX) = 15% and  $R_{ONPD}$  = 0.85,  $R_{ONPU}$  must be less than 1.0.

## **Output Driver Temperature and Voltage Sensitivity**

If temperature and/or voltage change after calibration, the tolerance limits widen.

### **Table 93: Output Driver Sensitivity Definition**

Notes 1 and 2 apply to entire table

Resistor	V <sub>OUT</sub>	Min	Max	Unit
R <sub>ONPD</sub>	$0.5 \times V_{DDQ}$	85 - $(dR_{ON}dT \times  \Delta T )$ - $(dR_{ON}dV \times  \Delta V )$	115 + $(dR_{ON}dT \times  \Delta T )$ + $(dR_{ON}dV \times  \Delta V )$	%
R <sub>ONPU</sub>				
R <sub>TT</sub>	$0.5 \times V_{DDQ}$	85 - ( $dR_{TT}dT \times  \Delta T $ ) - ( $dR_{TT}dV \times  \Delta V $ )	115 + $(dR_{TT}dT \times  \Delta T )$ + $(dR_{TT}dV \times  \Delta V )$	%

128

- Notes: 1.  $\Delta T = T T$  (at calibration).  $\Delta V = V V$  (at calibration).
  - 2. dR<sub>ON</sub>dT and dR<sub>ON</sub>dV, and dR<sub>TT</sub>dT and dR<sub>TT</sub>dV are not subject to production testing; they are verified by design and characterization.



**Table 94: Output Driver Temperature and Voltage Sensitivity** 

Symbol	Parameter	Min	Max	Unit
dR <sub>ONdT</sub>	R <sub>ON</sub> temperature sensitivity	0	0.75	%/°C
dR <sub>ONdV</sub>	R <sub>ON</sub> voltage sensitivity	0	0.20	%/mV
dR <sub>TTdT</sub>	R <sub>TT</sub> temperature sensitivity	0	0.75	%/°C
dR <sub>TTdV</sub>	R <sub>TT</sub> voltage sensitivity	0	0.20	%/mV

## **Output Impedance Characteristics Without ZQ Calibration**

Output driver impedance is defined by design and characterization as the default setting.

**Table 95: Output Driver DC Electrical Characteristics Without ZQ Calibration** 

Notes 1 and 2 apply to entire table

R <sub>ON,nom</sub>	Resistor	V <sub>OUT</sub>	Min	Тур	Max	Unit
34.3Ω	R <sub>ON34PD</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /7
	R <sub>ON34PU</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /7
40.0Ω	R <sub>ON40PD</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /6
	R <sub>ON40PU</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /6
48.0Ω	R <sub>ON48PD</sub>	0.5 × V <sub>DDQ</sub>	0.70	1.00	1.30	R <sub>ZQ</sub> /5
	R <sub>ON48PU</sub>	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	R <sub>ZQ</sub> /5

- Notes: 1. Applies across entire operating temperature range without calibration.
  - 2.  $R_{ZO} = 240\Omega$ .

**Table 96: I-V Curves** 

				$R_{ON} = 24$	40Ω (R <sub>ZQ</sub> )						
		Pull-I	Down		Pull-Up						
		Current (m	A) / R <sub>ON</sub> (Ω)			Current (m	A) / R <sub>ON</sub> (Ω)				
		alue after ESET	With Ca	libration		alue after ESET	With Calibration				
Voltage (V)	Min (mA)	Max (mA)	Min (mA)	Max (mA)	Min (mA)	Max (mA)	Min (mA)	Max (mA)			
0.00	0.00	0.00	N/A	N/A	0.00	0.00	N/A	N/A			
0.05	0.17	0.35	N/A	N/A	-0.17	-0.35	N/A	N/A			
0.10	0.34	0.70	N/A	N/A	-0.34	-0.70	N/A	N/A			
0.15	0.50	1.03	N/A	N/A	-0.50	-1.03	N/A	N/A			
0.20	0.67	1.39	N/A	N/A	-0.67	-1.39	N/A	N/A			
0.25	0.83	1.73	N/A	N/A	-0.83	-1.73	N/A	N/A			
0.30	0.97	2.05	N/A	N/A	-0.97	-2.05	N/A	N/A			
0.35	1.13	2.39	N/A	N/A	-1.13	-2.39	N/A	N/A			
0.40	1.26	2.71	N/A	N/A	-1.26	-2.71	N/A	N/A			



## **Table 96: I-V Curves (Continued)**

				$R_{ON} = 24$	40Ω (R <sub>ZQ</sub> )						
		Pull-I	Down		Pull-Up						
		Current (m	<b>A)</b> / <b>R</b> <sub>ON</sub> (Ω)		Current (mA) / $R_{ON}$ ( $\Omega$ )						
	Default Value after ZQRESET		With Calibration			alue after ESET	With Calibration				
Voltage (V)	Min (mA)	Max (mA)	Min (mA)	Max (mA)	Min (mA)	Max (mA)	Min (mA)	Max (mA)			
0.45	1.39	3.01	N/A	N/A	-1.39	-3.01	N/A	N/A			
0.50	1.51	3.32	N/A	N/A	-1.51	-3.32	N/A	N/A			
0.55	1.63	3.63	N/A	N/A	-1.63	-3.63	N/A	N/A			
0.60	1.73	3.93	2.17	2.94	-1.73	-3.93	-2.17	-2.94			
0.65	1.82	4.21	N/A	N/A	-1.82	-4.21	N/A	N/A			
0.70	1.90	4.49	N/A	N/A	-1.90	-4.49	N/A	N/A			
0.75	1.97	4.74	N/A	N/A	-1.97	-4.74	N/A	N/A			
0.80	2.03	4.99	N/A	N/A	-2.03	-4.99	N/A	N/A			
0.85	2.07	5.21	N/A	N/A	-2.07	-5.21	N/A	N/A			
0.90	2.11	5.41	N/A	N/A	-2.11	-5.41	N/A	N/A			
0.95	2.13	5.59	N/A	N/A	-2.13	-5.59	N/A	N/A			
1.00	2.17	5.72	N/A	N/A	-2.17	-5.72	N/A	N/A			
1.05	2.19	5.84	N/A	N/A	-2.19	-5.84	N/A	N/A			
1.10	2.21	5.95	N/A	N/A	-2.21	-5.95	N/A	N/A			
1.15	2.23	6.03	N/A	N/A	-2.23	-6.03	N/A	N/A			
1.20	2.25	6.11	N/A	N/A	-2.25	-6.11	N/A	N/A			

Figure 81: Output Impedance = 240 $\Omega$ , I-V Curves After ZQRESET





Figure 82: Output Impedance = 240 $\Omega$ , I-V Curves After Calibration



### **ODT Levels and I-V Characteristics**

ODT effective resistance,  $R_{TT}$ , is defined by mode register MR11[1:0]. ODT is applied to the DQ, DM, and DQS pins. A functional block diagram of the on-die termination is shown in the figure below.  $R_{TT}$  is defined by the following formula:  $R_{TTPU}$  =  $(V_{DDQ}$  -  $V_{OUT}) \ / \ |I_{OUT}|$ 

**Figure 83: ODT Functional Block Diagram** 




Table 97: ODT DC Electrical Characteristics ( $R_{ZQ} = 240\Omega$  After Proper ZQ Calibration)

		I <sub>OUT</sub>		
$\mathbf{R}_{TT}\left(\Omega\right)$	V <sub>OUT</sub>	Min (mA)	Max (mA)	
R <sub>ZQ</sub> /1	0.6	-2.17	-2.94	
R <sub>ZQ</sub> /2	0.6	-4.34	-5.88	
R <sub>ZQ</sub> /4	0.6	-8.68	-11.76	

## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Clock Specification

## **Clock Specification**

The specified clock jitter is a random jitter with Gaussian distribution. Input clocks violating minimum or maximum values may result in device malfunction.

**Table 98: Definitions and Calculations** 

Symbol	Description	Calculation	Notes
<sup>t</sup> CK(avg) and <i>n</i> CK	The average clock period across any consecutive 200-cycle window. Each clock period is calculated from rising clock edge to rising clock edge.  Unit <sup>†</sup> CK(avg) represents the actual clock average <sup>†</sup> CK(avg) of the input clock under operation. Unit <i>n</i> CK represents one clock cycle of the input clock, counting from actual clock edge to actual clock edge. <sup>†</sup> CK(avg)can change no more than ±1% within a	$t_{CK(avg)} = \left(\sum_{j=1}^{N} t_{CK_j}\right)/N$ Where N = 200	
	100-clock-cycle window, provided that all jitter and timing specifications are met.		
<sup>t</sup> CK(abs)	The absolute clock period, as measured from one rising clock edge to the next consecutive rising clock edge.		1
<sup>t</sup> CH(avg)	The average HIGH pulse width, as calculated across any 200 consecutive HIGH pulses.	$t_{CH(avg)} = \left(\sum_{j=1}^{N} t_{CH_j}\right) / (N \times t_{CK(avg)})$ Where N = 200	
<sup>t</sup> CL(avg)	The average LOW pulse width, as calculated across any 200 consecutive LOW pulses.	$t_{CL(avg)} = \left(\sum_{j=1}^{N} t_{CL_j}\right) / (N \times t_{CK(avg)})$	
<sup>†</sup> JIT(per)	The single-period jitter defined as the largest deviation of any signal <sup>t</sup> CK from <sup>t</sup> CK(avg).	Where N = 200 $^{t}$ JIT(per) = min/max of $^{t}$ CK $_{i}$ - $^{t}$ CK(avg) Where i = 1 to 200	1
<sup>t</sup> JIT(per),act	The actual clock jitter for a given system.		
<sup>t</sup> JIT(per), allowed	The specified clock period jitter allowance.		
tJIT(cc)	The absolute difference in clock periods between two consecutive clock cycles. <sup>†</sup> JIT(cc) defines the cycle-to-cycle jitter.	$^{\dagger}$ JIT(cc) = max of $\left[^{\dagger}$ CK <sub>i+1</sub> - $^{\dagger}$ CK <sub>i</sub> $\right]$	1
<sup>t</sup> ERR(nper)	The cumulative error across $n$ multiple consecutive cycles from ${}^{t}CK(avg)$ .	$t_{ERR(nper)} = \left(\sum_{j=i}^{i+n-1} t_{CK_j}\right) - (n \times t_{CK(avg)})$	1
<sup>t</sup> ERR(nper),act	The actual cumulative error over <i>n</i> cycles for a given system.		
<sup>t</sup> ERR(nper), allowed	The specified cumulative error allowance over $n$ cycles.		
tERR(nper),min	The minimum <sup>t</sup> ERR(nper).	$^{\dagger}$ ERR(nper),min = (1 + 0.68LN(n)) × $^{\dagger}$ JIT(per),min	2



## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM **Clock Period Jitter**

## **Table 98: Definitions and Calculations (Continued)**

Symbol	Description	Calculation	Notes
tERR(nper),max	The maximum <sup>t</sup> ERR(nper).	$^{\dagger}$ ERR(nper),max = (1 + 0.68LN(n)) × $^{\dagger}$ JIT(per),max	2
<sup>t</sup> JIT(duty)	Defined with absolute and average specifications for <sup>t</sup> CH and <sup>t</sup> CL, respectively.	tJIT(duty),min =  MIN((tCH(abs),min - tCH(avg),min),  (tCL(abs),min - tCL(avg),min)) × tCK(avg)	
		$^{t}$ JIT(duty),max = MAX(( $^{t}$ CH(abs),max - $^{t}$ CH(avg),max), ( $^{t}$ CL(abs),max - $^{t}$ CL(avg),max)) × $^{t}$ CK(avg)	

- Notes: 1. Not subject to production testing.
  - 2. Using these equations, <sup>t</sup>ERR(nper) tables can be generated for each <sup>t</sup>JIT(per), act value.

## <sup>t</sup>CK(abs), <sup>t</sup>CH(abs), and <sup>t</sup>CL(abs)

These parameters are specified with their average values; however, the relationship between the average timing and the absolute instantaneous timing (defined in the following table) is applicable at all times.

Table 99: tCK(abs), tCH(abs), and tCL(abs) Definitions

Parameter Sy		Minimum	Unit
Absolute clock period	tCK(abs)	<sup>t</sup> CK(avg),min + <sup>t</sup> JIT(per),min	ps <sup>1</sup>
Absolute clock HIGH pulse width	tCH(abs)	<sup>t</sup> CH(avg),min + <sup>t</sup> JIT(duty),min <sup>2</sup> / <sup>t</sup> CK(avg)min	<sup>t</sup> CK(avg)
Absolute clock LOW pulse width	tCL(abs)	<sup>t</sup> CL(avg),min + <sup>t</sup> JIT(duty),min <sup>2</sup> / <sup>t</sup> CK(avg)min	<sup>t</sup> CK(avg)

- Notes: 1. <sup>t</sup>CK(avg), min is expressed in ps for this table.
  - 2. <sup>t</sup>JIT(duty),min is a negative value.

### **Clock Period Jitter**

LPDDR3 devices can tolerate some clock period jitter without core timing parameter derating. This section describes device timing requirements with clock period jitter (tJIT(per)) in excess of the values found in the AC Timing table. Calculating cycle time derating and clock cycle derating are also described.

## **Clock Period Jitter Effects on Core Timing Parameters**

Core timing parameters (<sup>†</sup>RCD, <sup>†</sup>RP, <sup>†</sup>RTP, <sup>†</sup>WR, <sup>†</sup>WRA, <sup>†</sup>WTR, <sup>†</sup>RC, <sup>†</sup>RAS, <sup>†</sup>RRD, <sup>†</sup>FAW) extend across multiple clock cycles. Clock period jitter impacts these parameters when measured in numbers of clock cycles. Within the specification limits, the device is characterized and verified to support <sup>t</sup>nPARAM = RU[<sup>t</sup>PARAM/<sup>t</sup>CK(avg)]. During device operation where clock jitter is outside specification limits, the number of clocks, or <sup>t</sup>CK(avg), may need to be increased based on the values for each core timing parameter.



## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Clock Period Jitter

## **Cycle Time Derating for Core Timing Parameters**

For a given number of clocks (<sup>t</sup>*n*PARAM), when <sup>t</sup>CK(avg) and <sup>t</sup>ERR(<sup>t</sup>*n*PARAM), act exceed <sup>t</sup>ERR(<sup>t</sup>*n*PARAM), allowed, cycle time derating may be required for core timing parameters.

$$CycleTimeDerating = max \\ \left[ \frac{^tPARAM + ^tERR(^tnPARAM), act - ^tERR(^tnPARAM), allowed}{^tnPARAM} - ^tCK(avg) \right], 0 \\ \\ \right]$$

Cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time deratings determined for each individual core timing parameter.

## **Clock Cycle Derating for Core Timing Parameters**

For each core timing parameter and a given number of clocks (<sup>t</sup>*n*PARAM), clock cycle derating should be specified with <sup>t</sup>JIT(per).

For a given number of clocks ( ${}^{t}nPARAM$ ), when  ${}^{t}CK(avg)$  plus ( ${}^{t}ERR({}^{t}nPARAM)$ ,act) exceed the supported cumulative  ${}^{t}ERR({}^{t}nPARAM)$ ,allowed, derating is required. If the equation below results in a positive value for a core timing parameter ( ${}^{t}CORE$ ), the required clock cycle derating will be that positive value (in clocks).

$$ClockCycleDerating = RU\left\{\frac{t_{PARAM} + t_{ERR}(t_{nPARAM}), act - t_{ERR}(t_{nPARAM}), allowed}{t_{CK}(avg)}\right\} - t_{nPARAM}$$

Cycle-time derating analysis should be conducted for each core timing parameter.

## **Clock Jitter Effects on Command/Address Timing Parameters**

Command/address timing parameters (<sup>t</sup>IS, <sup>t</sup>IH, <sup>t</sup>ISCKE, <sup>t</sup>IHCKE, <sup>t</sup>ISD, <sup>t</sup>IHb, <sup>t</sup>ISCKEb, <sup>t</sup>IHCKEb) are measured from a command/address signal (CKE, CS, or CA[9:0]) transition edge to its respective clock signal (CK\_t/CK\_c) crossing. The specification values are not affected by the <sup>t</sup>JIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

## **Clock Jitter Effects on Read Timing Parameters**

#### <sup>t</sup>RPRE Parameter

When the device is operated with input clock jitter, <sup>t</sup>RPRE must be derated by the <sup>t</sup>JIT(per),act,max of the input clock that exceeds <sup>t</sup>JIT(per),allowed,max. Output deratings are relative to the input clock:

$$t_{RPRE(min, derated)} = 0.9 - \left(\frac{t_{JIT(per), act, max} - t_{JIT(per), allowed, max}}{t_{CK(avg)}}\right)$$

For example, if the measured jitter into a LPDDR3-1600 device has  ${}^tCK(avg) = 1250ps$ ,  ${}^tJIT(per)$ , act,min = -92ps, and  ${}^tJIT(per)$ , act,max = +134ps, then  ${}^tRPRE$ ,min,derated = 0.9 - ( ${}^tJIT(per)$ ,act,max -  ${}^tJIT(per)$ ,allowed,max)/ ${}^tCK(avg) = 0.9$  - (134 - 100)/1250 = 0.8728  ${}^tCK(avg)$ .

## 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Clock Period Jitter

#### <sup>t</sup>LZ(DQ), <sup>t</sup>HZ(DQ), <sup>t</sup>DQSCK, <sup>t</sup>LZ(DQS), <sup>t</sup>HZ(DQS) Parameters

These parameters are measured from a specific clock edge to a data signal transition (DMn or DQm, where: n = 0, 1, 2, or 3; and m = DQ[31:0]), and specified timings must be met with respect to that clock edge. Therefore, they are not affected by <sup>t</sup>JIT(per).

#### <sup>t</sup>QSH, <sup>t</sup>QSL Parameters

These parameters are affected by duty cycle jitter, represented by  ${}^tCH(abs)min$  and  ${}^tCL(abs)min$ . These parameters determine the absolute data-valid window at the device pin. The absolute minimum data-valid window at the device pin = min [( ${}^tQSH(abs)min \times {}^tCK(avg)min - {}^tDQSQmax - {}^tQHSmax$ ), ( ${}^tQSL(abs)min \times {}^tCK(avg)min - {}^tDQSQmax - {}^tQHSmax$ )]. This minimum data valid window must be met at the target frequency regardless of clock jitter.

#### <sup>t</sup>RPST Parameter

<sup>t</sup>RPST is affected by duty cycle jitter, represented by <sup>t</sup>CL(abs). Therefore, <sup>t</sup>RPST(abs)min can be specified by <sup>t</sup>CL(abs)min. <sup>t</sup>RPST(abs)min = <sup>t</sup>CL(abs)min - 0.05 = <sup>t</sup>QSL(abs)min.

## **Clock Jitter Effects on Write Timing Parameters**

#### <sup>t</sup>DS, <sup>t</sup>DH Parameters

These parameters are measured from a data signal (DMn or DQm, where n = 0, 1, 2, 3; and m = DQ[31:0]) transition edge to its respective data strobe signal crossing (DQSn\_t, DQSn\_c: n = 0,1,2,3). The specification values are not affected by the amount of 'JIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

#### <sup>t</sup>DSS, <sup>t</sup>DSH Parameters

These parameters are measured from a data strobe signal crossing  $(DQSx_t, DQSx_c)$  to its clock signal crossing  $(CK_t/CK_c)$ . The specification values are not affected by the amount of  $^tJIT(per)$ ) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

#### <sup>t</sup>DQSS Parameter

 $^t$ DQSS is measured from the clock signal crossing (CK\_t/CK\_c) to the first latching data strobe signal crossing (DQSx\_t, DQSx\_c). When the device is operated with input clock jitter, this parameter must be derated by the actual  $^t$ JIT(per),act of the input clock in excess of  $^t$ JIT(per),allowed.

$${}^{t}\mathrm{DQSS}(min, derated) = 0.75 - \\ \left[ \frac{{}^{t}\mathrm{JIT}(per), act, min - {}^{t}\mathrm{JIT}(per), allowed, min}{{}^{t}\mathrm{CK}(avg)} \right]$$

$$t_{DQSS(max, derated)} = 1.25 - \left(\frac{t_{JIT(per), act, max} - t_{JIT(per), allowed, max}}{t_{CK(avg)}}\right)$$

For example, if the measured jitter into an LPDDR3-1600 device has  ${}^{t}CK(avg) = 1250ps$ ,  ${}^{t}JIT(per)$ , act, min = -93ps, and  ${}^{t}JIT(per)$ , act, max = +134ps, then:

 $^t DQSS, (min, derated) = 0.75$  -  $(^t JIT(per), act, min$  -  $^t JIT(per), allowed, min) / ^t CK(avg) = 0.75$  - (-93+100) / 1250 = 0.7444  $^t CK(avg), and$ 

<sup>t</sup>DQSS,(max,derated) = 1.25 - (<sup>t</sup>JIT(per),act,max - <sup>t</sup>JIT(per),allowed,max)/<sup>t</sup>CK(avg) =



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Refresh Requirements

1.25 - (134 - 100)/1250 = 1.2228 <sup>t</sup>CK(avg).

## **Refresh Requirements**

### **Table 100: Refresh Requirement Parameters (Per Density)**

Parameter		Symbol	4Gb	6Gb	8Gb	16Gb	32Gb	Unit
Number of banks		_			8		TBD	
Refresh window: T <sub>CASE</sub> ≤	85°	<sup>t</sup> REFW			32		TBD	ms
Refresh window: 1/2 rate	e	<sup>t</sup> REFW		TBD	ms			
Refresh window: 1/4 rate	e	<sup>t</sup> REFW	8				TBD	ms
Required number of REF commands (MIN)	RESH	R		TBD				
Average time between	REFab	<sup>t</sup> REFI			3.9		TBD	μs
REFRESH commands (for reference only) $T_{CASE} \le 85^{\circ}C$	REFpb	<sup>t</sup> REFIpb	0.4875				TBD	μs
Refresh cycle time	•	<sup>t</sup> RFCab	130 210 T			TBD	TBD	ns
Per-bank REFRESH cycle	time	<sup>t</sup> RFCpb	60		90	TBD	TBD	ns



## **AC Timing**

## **Table 101: AC Timing**

Parameter	Symbol	Min/Max	Data Rate					
rarameter	Symbol	IVIIII/IVIAX	1333	1600	1866	2133	Unit	Notes
Maximum frequency	_	_	667	800	933	1066	MHz	
Clock Timing								
Average clock period	tCK(avg)	MIN	1.5	1.25	1.071	0.938	ns	
		MAX			100			
Average HIGH pulse width	<sup>t</sup> CH(avg)	MIN		(	0.45		tCK(avg)	
		MAX		(	0.55			
Average LOW pulse width	<sup>t</sup> CL(avg)	MIN		(	0.45		tCK(avg)	
		MAX		(	0.55			
Absolute clock period	tCK(abs)	MIN	<sup>t</sup> (	CK(avg) MIN	l + <sup>t</sup> JIT(per)	MIN	ns	
Absolute clock HIGH pulse	tCH(abs)	MIN		(	0.43		tCK(avg)	
width		MAX		(	0.57			
Absolute clock LOW pulse	tCL(abs)	MIN		(	0.43		tCK(avg)	
width		MAX		(				
Clock period jitter (with sup-	<sup>t</sup> JIT(per), al-	MIN	-80	-70	-60	-50	ps	
ported jitter)	lowed	MAX	80	70	60	50		
Maximum clock jitter be- tween two consecutive clock cycles (with allowed jitter)	<sup>t</sup> JIT(cc), al- lowed	MAX	160	140	120	100	ps	
Duty cycle jitter (with sup- ported jitter)	<sup>t</sup> JIT(duty), allowed	MIN	min( ( <sup>t</sup> CL(ab	ps				
		MAX	max(( <sup>t</sup> CH(abs),max - <sup>t</sup> CH(avg),max), ( <sup>t</sup> CL(abs),max - <sup>t</sup> CL(avg),max)) × <sup>t</sup> CK(avg)					
Cumulative errors across 2 cy-	<sup>t</sup> ERR(2per),	MIN	-118	-103	-88	-74	ps	
cles	allowed	MAX	118	103	88	74		
Cumulative errors across 3 cy-	<sup>t</sup> ERR(3per),	MIN	-140	-122	-105	-87	ps	
cles	allowed	MAX	140	122	105	87		
Cumulative errors across 4 cy-	<sup>t</sup> ERR(4per),	MIN	-155	-136	-117	-97	ps	
cles	allowed	MAX	155	136	117	97		
Cumulative errors across 5 cy-	tERR(5per),	MIN	-168	-147	-126	-105	ps	
cles	allowed	MAX	168	147	126	105		
Cumulative errors across 6 cy-	<sup>t</sup> ERR(6per),	MIN	-177	-155	-133	-111	ps	
cles	allowed	MAX	177	155	133	111		
Cumulative errors across 7 cy-	tERR(7per),	MIN	-186	-163	-139	-116	ps	
cles	allowed	MAX	186	163	139	116	7	
Cumulative errors across 8 cy-	<sup>t</sup> ERR(8per),	MIN	-193	-169	-145	-121	ps	
es	allowed	MAX	193	169	145	121	$\neg$	



### **Table 101: AC Timing (Continued)**

Parameter	Symbol	Min/Max	Data Rate					
T di di lictei	Symbol	IVIIII/IVIUX	1333	1600	1866	2133	Unit	Notes
Cumulative errors across 9 cy-	<sup>t</sup> ERR(9per),	MIN	-200	-175	-150	-125	ps	
cles	allowed	MAX	200	175	150	125		
Cumulative errors across 10	<sup>t</sup> ERR(10per),	MIN	-205	-180	-154	-128	ps	
cycles	allowed	MAX	205	180	154	128		
Cumulative errors across 11	<sup>t</sup> ERR(11per),	MIN	-210	-184	-158	-132	ps	
cycles	allowed	MAX	210	184	158	132		
Cumulative errors across 12	tERR(12per),	MIN	-215	-188	-161	-134	ps	
cycles	allowed	MAX	215	188	161	134		
Cumulative errors across n = 13, 14, 15, 19, 20 cycles	<sup>t</sup> ERR(nper), allowed	MIN	tERR(npe		MIN = (1 + allowed MI	0.68ln(n)) × N	ps	
		MAX	<sup>t</sup> ERR (npe	r), allowed	MAX = (1 +	- 0.68ln(n)) ×		
				<sup>t</sup> JIT(per), a	allowed MA	λX		
<b>ZQ Calibration Parameters</b>								
Initialization calibration time	<sup>t</sup> ZQINIT	MIN			1		μs	
Long calibration time	<sup>t</sup> ZQCL	MIN			360		ns	
Short calibration time	tZQCS	MIN		ns				
Calibration RESET time	<sup>t</sup> ZQRESET	MIN		MAX (5	Ons, 3nCK)		ns	
READ Parameters <sup>4</sup>								
DQS output access time from	<sup>t</sup> DQSCK	MIN	2500				ps	
CK		MAX		5	5500			
DQSCK delta short	<sup>t</sup> DQSCKDS	MAX	265	220	190	165	ps	5
DQSCK delta medium	<sup>t</sup> DQSCKDM	MAX	593	511	435	380	ps	6
DQSCK delta long	<sup>t</sup> DQSCKDL	MAX	733	614	525	460	ps	7
DQS-DQ skew	<sup>t</sup> DQSQ	MAX	165	135	115	100	ps	
DQS output HIGH pulse width	<sup>t</sup> QSH	MIN		<sup>t</sup> CH(a	bs) - 0.05		<sup>t</sup> CK(avg)	
DQS output LOW pulse width	<sup>t</sup> QSL	MIN		<sup>t</sup> CL(al	bs) - 0.05		<sup>t</sup> CK(avg)	
DQ/DQS output hold time from DQS	<sup>t</sup> QH	MIN		MIN (to	QSH, <sup>t</sup> QSL)		ps	
READ preamble	<sup>t</sup> RPRE	MIN			0.9		<sup>t</sup> CK(avg)	8, 9
READ postamble	<sup>t</sup> RPST	MIN			0.3		<sup>t</sup> CK(avg)	8, 10
DQS Low-Z from clock	tLZ(DQS)	MIN		<sup>t</sup> DQSCK	(MIN) - 300	1	ps	8
DQ Low-Z from clock	tLZ(DQ)	MIN		†DQSCK	(MIN) - 300		ps	8
DQS High-Z from clock	tHZ(DQS)	MAX		<sup>t</sup> DQSCK	(MAX) - 100	)	ps	8
DQ High-Z from clock	tHZ(DQ)	MAX	<sup>t</sup> DQSCK (MAX) + (1.4 × <sup>t</sup> DQSQ (MAX))				ps	8



### **Table 101: AC Timing (Continued)**

Parameter	Symbol	Min/Max		Dat				
rarameter	Syllibol	IVIII/IVIGA	1333	1600	1866	2133	Unit	Notes
DQ and DM input hold time (V <sub>REF</sub> based)	<sup>t</sup> DH	MIN	175	150	130	115	ps	
DQ and DM input setup time (V <sub>REF</sub> based)	<sup>t</sup> DS	MIN	175	150	130	115	ps	
DQ and DM input pulse width	<sup>t</sup> DIPW	MIN		(	0.35		<sup>t</sup> CK(avg)	
Write command to first DQS	<sup>t</sup> DQSS	MIN		(	0.75		tCK(avg)	
latching transition		MAX			1.25			
DQS input high-level width	<sup>t</sup> DQSH	MIN			0.4		tCK(avg)	
DQS input low-level width	<sup>t</sup> DQSL	MIN			0.4		tCK(avg)	
DQS rising edge to CK falling edge and DQS falling edge to CK rising edge setup time	<sup>t</sup> DSS	MIN			0.2		<sup>t</sup> CK(avg)	
CK rising edge to DQS falling edge and CK falling edge to DQS rising edge hold time	<sup>t</sup> DSH	MIN	0.2				<sup>t</sup> CK(avg)	
Write postamble	tWPST	MIN				tCK(avg)		
Write preamble	<sup>t</sup> WPRE	MIN			0.8		tCK(avg)	
CKE Input Parameters		1					-	
CKE minimum pulse width (HIGH and LOW pulse width)	<sup>t</sup> CKE	MIN		MAX (7	<sup>t</sup> CK(avg)			
CKE input setup time	<sup>t</sup> ISCKE	MIN		(	0.25		tCK(avg)	11
CKE input hold time	<sup>t</sup> IHCKE	MIN		(	0.25		<sup>t</sup> CK(avg)	12
Command path disable delay	<sup>t</sup> CPDED	MIN			2		tCK(avg)	
Command Address Input Pa	arameters <sup>4</sup>	'					'	
Address and control input setup time	<sup>t</sup> ISCA	MIN	175	150	130	115	ps	13
Address and control input hold time	<sup>t</sup> IHCA	MIN	175	150	130	115	ps	13
CS_n input setup time	<sup>t</sup> ISCS	MIN	290	270	230	205	ps	13
CS_n input hold time	<sup>t</sup> IHCS	MIN	290	270	230	205	ps	13
Address and control input pulse width	<sup>t</sup> IPWCA	MIN		(	0.35		<sup>t</sup> CK(avg)	
CS_n input pulse width	<sup>t</sup> IPWCS	MIN	0.7				tCK(avg)	
Boot Parameters (10–55 MH	lz) <sup>14, 15, 16</sup>	, ,					,	
Clock cycle time	<sup>t</sup> CKb	MAX			100		ns	
		MIN			18			
CKE input setup time	<sup>t</sup> ISCKEb	MIN			2.5		ns	
CKE input hold time	<sup>t</sup> IHCKEb	MIN			2.5		ns	



### **Table 101: AC Timing (Continued)**

Parameter	Symbol	Min/Max		Dat				
			1333	1600	1866	2133	Unit	Notes
Address and control input setup time	<sup>t</sup> ISb	MIN		1	ps			
Address and control input hold time	<sup>t</sup> IHb	MIN		1	ps			
DQS output data access time	<sup>t</sup> DQSCKb	MIN	2				ns	
from CK		MAX						
Data strobe edge to output data edge	<sup>t</sup> DQSQb	MAX			ns			
Mode Register Parameters							•	•
MODE REGISTER WRITE command period (MRW command to MRW command interval)	<sup>t</sup> MRW	MIN		<sup>t</sup> CK(avg)				
MODE REGISTER SET com- mand delay (MRW command to non-MRW command inter- val)	<sup>t</sup> MRD	MIN		MAX (14	ns			
MODE REGISTER READ command period	<sup>t</sup> MRR	MIN			<sup>t</sup> CK(avg)			
Additional time after <sup>t</sup> XP has expired until MRR command may be issued	<sup>t</sup> MRRI	MIN		<sup>t</sup> RCI	ns			
Core Parameters <sup>17</sup>		'					<b>'</b>	
READ latency	RL	MIN	10	12	14	16	<sup>t</sup> CK(avg)	
WRITE latency (set A)	WL	MIN	6	6	8	8	tCK(avg)	
WRITE latency (set B)	WL	MIN	8	9	11	13	tCK(avg)	
ACTIVATE-to- ACTIVATE command period	<sup>t</sup> RC	MIN		<sup>t</sup> RPab (with <sup>t</sup> RPpb (with	ns			
CKE minimum pulse width during SELF REFRESH (low pulse width during SELF RE- FRESH)	<sup>t</sup> CKESR	MIN		MAX (1	ns			
SELF REFRESH exit to next valid command delay	<sup>t</sup> XSR	MIN	N	ЛАХ ( <sup>t</sup> RFCa	ns			
Exit power-down to next valid command delay	<sup>t</sup> XP	MIN	MAX (7.5ns, 2nCK)				ns	
CAS-to-CAS delay	<sup>t</sup> CCD	MIN	4				<sup>t</sup> CK(avg)	
Internal READ to PRE- CHARGE command delay	<sup>t</sup> RTP	MIN	MAX (7.5ns, 4nCK)				ns	
RAS-to-CAS delay	<sup>t</sup> RCD	MIN		MAX (1	ns			



## **Table 101: AC Timing (Continued)**

Parameter	Symbol	Min/Max						
			1333	1600	1866	2133	Unit	Notes
Row precharge time (single bank)	<sup>t</sup> RPpb	MIN	MAX (18ns, 3nCK)			ns		
Row precharge time (all banks)	<sup>t</sup> RPpab	MIN	MAX (21ns, 3nCK)			ns		
Row active time	<sup>t</sup> RAS	MIN	MAX (42ns, 3nCK)			ns		
		MAX	70				μs	
WRITE recovery time	<sup>t</sup> WR	MIN		MAX (1	5ns, 3nCK)		ns	
Internal WRITE-to- READ command delay	<sup>t</sup> WTR	MIN	MAX (7.5ns, 4nCK)			ns		
Active bank A to active bank B	<sup>t</sup> RRD	MIN	MAX (10ns, 2nCK)			ns		
Four-bank ACTIVATE window	<sup>t</sup> FAW	MIN		MAX (5	0ns, 8nCK)		ns	
Minimum deep power-down time	<sup>t</sup> DPD	MIN	500				μs	
ODT Parameters								
Asynchronous R <sub>TT</sub> turn-on de-	<sup>t</sup> ODTon	MIN	1.75			ns		
y from ODT input		MAX	3.5					
Asynchronous R <sub>TT</sub> turn-off delay from ODT input	<sup>t</sup> ODToff	MIN	1.75			ns		
		MAX	3.5					
Automatic R <sub>TT</sub> turn-on delay after READ data	<sup>t</sup> AODTon	MAX	<sup>t</sup> DQSCK + 1.4 × <sup>t</sup> DQSQmax + <sup>t</sup> CK(avg,min)			ps		
Automatic R <sub>TT</sub> turn-off delay after READ data	<sup>t</sup> AODToff	MIN	<sup>t</sup> DQSCKmin - 300			ps		
R <sub>TT</sub> disable delay from pow- er-down, self refresh, and deep power-down entry	<sup>t</sup> ODTd	MAX	12			ns		
$R_{TT}$ enable delay from power-down and self refresh exit	<sup>t</sup> ODTe	MAX	12			ns		
CA Training Parameters								
First CA calibration command following CA training entry	<sup>t</sup> CAMRD	MIN	20		<sup>t</sup> CK(avg)			
First CA calibration command following CKE LOW	<sup>t</sup> CAENT	MIN	10			<sup>t</sup> CK(avg)		
CA calibration exit command following CKE HIGH	<sup>t</sup> CAEXT	MIN	10			<sup>t</sup> CK(avg)		
CKE LOW following CA cali- pration mode entry	<sup>t</sup> CACKEL	MIN	10			<sup>t</sup> CK(avg)		
CKE HIGH following last CA calibration results	<sup>t</sup> CACKEH	MIN	10			<sup>t</sup> CK(avg)		



#### **Table 101: AC Timing (Continued)**

Notes 1-3 apply to all parameters and conditions

Parameter	Symbol	Min/Max		Dat				
			1333	1600	1866	2133	Unit	Notes
Data out delay after CA training calibration com- mand entry	<sup>t</sup> ADR	MAX			ns			
MRW CA exit command to DQ tri-state	<sup>t</sup> MRZ	MIN			ns			
CA calibration command to CA calibration command de- lay	<sup>t</sup> CACD	MIN		RU( <sup>t</sup> AD	<sup>t</sup> CK(avg)			
Write Leveling Parameters								
DQS delay after write level-	tWLDQSEN	MIN			ns			
ing mode is programmed		MAX						
First DQS edge after write	tWLMRD	MIN			ns			
leveling mode is program- med		MAX	-					
Write leveling output delay	tWLO	MIN			ns			
		MAX						
Write leveling hold time	tWLH	MIN	205	175	150	135	ps	
Write leveling setup time	tWLS	MIN	205	175	150	135	ps	
<b>Temperature Derating Para</b>	meters							
DQS output access time from CK (derated)	<sup>t</sup> DQSCK	MAX	5620				ps	
RAS-to-CAS delay (derated)	<sup>t</sup> RCD	MIN		<sup>t</sup> RCD	ns			
ACTIVATE-to- ACTIVATE command period (derated)	<sup>t</sup> RC	MIN	<sup>t</sup> RC + 1.875				ns	
Row active time (derated)	<sup>t</sup> RAS	MIN	<sup>t</sup> RAS + 1.875				ns	
Row precharge time (derated)	<sup>t</sup> RP	MIN	<sup>t</sup> RP + 1.875				ns	
Active bank A to active bank B (derated)	<sup>t</sup> RRD	MIN	<sup>t</sup> RRD + 1.875				ns	

#### Notes:


- 1. Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.
- 2. All AC timings assume an input slew rate of 2 V/ns.
- 3. Measured with 4 V/ns differential CK\_t/CK\_c slew rate and nominal VIX.
- 4. READ, WRITE, and input setup and hold values are referenced to  $V_{\text{REF}}$ .
- 5. <sup>t</sup>DQSCKDS is the absolute value of the difference between any two <sup>t</sup>DQSCK measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window. <sup>t</sup>DQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter.
- 6. <sup>†</sup>DQSCKDM is the absolute value of the difference between any two <sup>†</sup>DQSCK measurements (in a byte lane) within a 1.6μs rolling window. <sup>†</sup>DQSCKDM is not tested and is



# 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM AC Timing

- guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter.
- 7. <sup>†</sup>DQSCKDL is the absolute value of the difference between any two <sup>†</sup>DQSCK measurements (in a byte lane) within a 32ms rolling window. <sup>†</sup>DQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is <10°C/s. Values do not include clock jitter.
- 8. For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (V<sub>TT</sub>). <sup>†</sup>HZ and <sup>†</sup>LZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for <sup>†</sup>RPST, <sup>†</sup>HZ(DQS) and <sup>†</sup>HZ(DQ)), or begins driving (for <sup>†</sup>RPRE, <sup>†</sup>LZ(DQS) and <sup>†</sup>LZ(DQS)). The figure below shows a method to calculate the point when the device is no longer driving <sup>†</sup>HZ(DQS) and <sup>†</sup>HZ(DQ) or begins driving <sup>†</sup>LZ(DQS) and <sup>†</sup>LZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters <sup>†</sup>LZ(DQS), <sup>†</sup>LZ(DQ), <sup>†</sup>HZ(DQS), and <sup>†</sup>HZ(DQ) are defined as single-ended. The timing parameters <sup>†</sup>RPRE and <sup>†</sup>RPST are determined from the differential signal DQS.

#### **Output Transition Timing**



- 9. Measured from the point when DQS begins driving the signal, to the point when DQS begins driving the first rising strobe edge.
- 10. Measured from the last falling strobe edge of DQS to the point when DQS finishes driving the signal.
- 11. CKE input setup time is measured from CKE reaching a HIGH/LOW voltage level to CK crossing.
- 12. CKE input hold time is measured from CK crossing to CKE reaching a HIGH/LOW voltage level
- 13. Input setup/hold time for signal (CA[9:0], CS\_n).
- 14. To ensure device operation before the device is configured, a number of AC boot timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example, <sup>†</sup>CK during boot is <sup>†</sup>CKb).
- 15. Mobile LPDDR3 devices set some mode register default values upon receiving a RESET (MRW) command, as specified in Mode Register Definition.
- 16. The output skew parameters are measured with default output impedance settings using the reference load.
- 17. The minimum <sup>t</sup>CK column applies only when <sup>t</sup>CK is greater than 6ns.

#### CA and CS\_n Setup, Hold, and Derating

For all input signals (CA and CS\_n), the total required setup time ( ${}^tIS$ ) and hold time ( ${}^tIH$ ) is calculated by adding the data sheet  ${}^tIS$  (base) and  ${}^tIH$  (base) values to the  $\Delta {}^tIS$  and  $\Delta {}^tIH$  derating values, respectively. Example:  ${}^tIS$  (total setup time) =  ${}^tIS$ (base) +  $\Delta {}^tIS$ . (See the series of tables following this section.)

The typical setup slew rate ( ${}^{t}$ IS) for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . The typical setup slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$ . If the actual signal is consistently earlier than the typical slew rate line between the shaded  $V_{REF(DC)}$ -to-(AC) region, use the typical slew rate for the derating value (see the Typical Slew Rate and  ${}^{t}VAC - {}^{t}IS$  for CA and CS\_n Relative to Clock figure). If the actual signal is later than the typical slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see the Tangent Line –  ${}^{t}IS$  for CA and CS\_n Relative to Clock figure).

The hold ( ${}^{t}IH$ ) typical slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . The hold ( ${}^{t}IH$ ) typical slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is consistently later than the typical slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the typical slew rate for the derating value (see the Typical Slew Rate –  ${}^{t}IH$  for CA and CS\_n Relative to Clock figure). If the actual signal is earlier than the typical slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC level to  $V_{REF(DC)}$  level is used for the derating value (see the Tangent Line –  ${}^{t}IH$  for CA and CS\_n Relative to Clock figure).

For a valid transition, the input signal must remain above or below  $V_{IH}/V_{IL(AC)}$  for a specified time, <sup>t</sup>VAC (see the Required Time for Valid Transition – <sup>t</sup>VAC >  $V_{IH(AC)}$  and <  $V_{IL(AC)}$  table).

For slow slew rates, the total setup time could be a negative value (that is, a valid input signal will not have reached  $V_{IH}/V_{IL(AC)}$  at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach  $V_{IH}/V_{IL(AC)}$ .

For slew rates between the values listed in the Derating Values for AC/DC-Based <sup>t</sup>IS/<sup>t</sup>IH (AC150) table, the derating values are obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

**Table 102: CA Setup and Hold Base Values** 

		Data			
Parameter	1333	1333 1600		2133	Reference
<sup>t</sup> ISCA (base)	100	75	_	_	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 150 \text{mV}$
<sup>t</sup> ISCA (base)	_	_	62.5	47.5	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 135 \text{mV}$
<sup>t</sup> IHCA (base)	125	100	80	65	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 100 \text{mV}$

Note: 1. AC/DC referenced for 2 V/ns CA slew rate and 4 V/ns differential CK slew rate.



Table 103: CS\_n Setup and Hold Base Values

		Data	Rate		
Parameter	1333 1600 1866			2133	Reference
tISCS (base)	215	195	_	-	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 150 \text{mV}$
<sup>t</sup> ISCS (base)	_	-	162.5	137.5	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 135 \text{mV}$
<sup>t</sup> IHCS (base)	240	220	180	155	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 100 \text{mV}$

Note: 1. AC/DC referenced for 2 V/ns CS\_n slew rate, and 4 V/ns differential CK slew rate.

#### Table 104: Derating Values for AC/DC-Based tIS/tIH (AC150)

 $\Delta^{t}IS$ ,  $\Delta^{t}IH$  derating in ps

15, A in defaulting in ps															
			$\Delta^{t}$ IS, $\Delta^{t}$ IH Derating in [ps] AC/DC-based AC150 Threshold -> $V_{IH(ac)} = V_{REF(dc)} + 150$ mV, $V_{IL(ac)} = V_{REF(dc)} - 150$ mV DC100 Threshold -> $V_{IH(dc)} = V_{REF(dc)} + 100$ mV, $V_{IL(dc)} = V_{REF(dc)} - 100$ mV												
CK_t, CK_c Differential Slew Rate															
		8.0 V/ns		7.0 V/ns		6.0 V/ns		5.0 V/ns		4.0 V/ns		3.0 V/ns			
		Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH		
CA, CS_n slew rate	4.0	38	25	38	25	38	25	38	25	38	25				
V/ns	3.0			25	17	25	17	25	17	25	17	38	29		
	2.0					0	0	0	0	0	0	13	13		
	1.5							-25	-17	-25	-17	-12	-4		

Note: 1. Shaded cells are not supported.

#### **Table 105: Derating Values for AC/DC-Based <sup>t</sup>IS/<sup>t</sup>IH (AC135)**

 $\Delta^{t}$ IS,  $\Delta^{t}$ IH derating in ps

$\Delta^{\tau}$ IS, $\Delta^{\tau}$ IH derating in	ps												
					∆ <sup>t</sup> IS, hold -> nold ->	V <sub>IH(ac)</sub>	= V <sub>REF(d</sub>	<sub>c)</sub> +135n		<sub>c)</sub> = V <sub>RE</sub>			
CK_t, CK_c Differential Slew Rate													
		8.0 V/ns		7.0 V/ns		6.0 V/ns		5.0 V/ns		4.0 V/ns		3.0 V/ns	
		Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH
CA, CS_n slew rate	4.0	34	25	34	25	34	25	34	25	34	25		
V/ns	3.0			23	17	23	17	23	17	23	17	34	29
	2.0					0	0	0	0	0	0	11	13
	1.5							-23	-17	-23	-17	-12	-4

Note: 1. Shaded cells are not supported.



#### Table 106: Required Time for Valid Transition – $^{\rm t}VAC > V_{\rm IH(AC)}$ and $< V_{\rm IL(AC)}$

Slew Rate	4000 000			150mV (ps) 0 Mb/s	<sup>t</sup> VAC at 13 1866		<sup>t</sup> VAC at 135mV (ps) 2133 Mb/s		
(V/ns)	Min	Max	Min	Max	Min	Max	Min	Max	
>4.0	58	-	48	_	40	_	34	-	
4.0	58	-	48	_	40	_	34	-	
3.5	56	-	46	_	39	_	33	-	
3.0	53	_	43	_	36	_	30	-	
2.5	50	-	40	_	33	_	27	-	
2.0	45	-	35	_	29	_	23	-	
1.5	37	_	27	_	21	_	15	-	
<1.5	37	-	27	_	21	_	15	_	

Figure 84: Typical Slew Rate and <sup>t</sup>VAC - <sup>t</sup>IS for CA and CS\_n Relative to Clock




Figure 85: Typical Slew Rate – <sup>t</sup>IH for CA and CS\_n Relative to Clock




Figure 86: Tangent Line – tIS for CA and CS\_n Relative to Clock





Figure 87: Tangent Line – <sup>t</sup>IH for CA and CS\_n Relative to Clock



rising signal ΔΤR



#### Data Setup, Hold, and Slew Rate Derating

For all input signals (DQ, DM) calculate the total required setup time ( ${}^tDS$ ) and hold time ( ${}^tDH$ ) by adding the data sheet  ${}^tDS$ (base) and  ${}^tDH$ (base) values (see the Data Setup and Hold Base Values table) to the  $\Delta^tDS$  and  $\Delta^tDH$  derating values, respectively (see the Derating Values for AC/DC-Based  ${}^tDS/{}^tDH$  (AC150) table). Example:  ${}^tDS = {}^tDS$ (base) +  $\Delta^tDS$ .

The typical  ${}^t\!DS$  slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . The typical  ${}^t\!DS$  slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$  (see the Typical Slew Rate and  ${}^t\!VAC - {}^t\!DS$  for DQ Relative to Strobe figure).

If the actual signal is consistently earlier than the typical slew rate line in the Typical Slew Rate and  ${}^{t}VAC - {}^{t}IS$  for CA and CS\_n Relative to Clock figure in the area shaded gray between the  $V_{REF(DC)}$  region and the AC region, use the typical slew rate for the derating value. If the actual signal is later than the typical slew rate line anywhere between the shaded  $V_{REF(DC)}$  region and the AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see the Tangent Line –  ${}^{t}IS$  for CA and CS\_n Relative to Clock figure).

The typical  ${}^tDH$  slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . The typical  ${}^tDH$  slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$  (see the Typical Slew Rate –  ${}^tDH$  for DQ Relative to Strobe figure).

If the actual signal is consistently later than the typical slew rate line between the shaded DC-level-to- $V_{REF(DC)}$  region, use the typical slew rate for the derating value. If the actual signal is earlier than the typical slew rate line anywhere between shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC level to the  $V_{REF(DC)}$  level is used for the derating value (see the Tangent Line –  ${}^tDH$  for DQ with Respect to Strobe figure).

For a valid transition, the input signal must remain above or below  $V_{IH}/V_{IL(AC)}$  for the specified time,  ${}^tV\!AC$  (see the Required Time for Valid Transition –  ${}^tV\!AC$  >  $V_{IH(AC)}$  or <  $V_{IL(AC)}$  table).

The total setup time for slow slew rates could be negative (that is, a valid input signal may not have reached  $V_{IH}/V_{IL(AC)}$  at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach  $V_{IH}/V_{IL(AC)}$ .

For slew rates between the values listed in the following table, the derating values can be obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.



**Table 107: Data Setup and Hold Base Values** 

Parameter	1333	1600	1866	2133	Reference
<sup>t</sup> DS (base)	100	75	_	_	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 150 \text{mV}$
<sup>t</sup> DS (base)	_	_	62.5	47.5	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 135 mV$
<sup>t</sup> DH (base)	125	100	80	65	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 100 \text{mV}$

Note: 1. AC/DC referenced for 2 V/ns DQ, DM slew rate, and 4 V/ns differential DQS slew rate and nominal  $V_{IX}$ .

#### Table 108: Derating Values for AC/DC-Based <sup>t</sup>DS/<sup>t</sup>DH (AC150)

 $\Delta^{t}DS$ ,  $\Delta^{t}DH$  derating in ps

Σ'DS, Δ'DH derating in ps													
	H Derating in [ps] AC/DC-based $L_{cc} = V_{REF(dc)} + 150$ mV, $V_{IL(ac)} = V_{REF(dc)} - 150$ mV $L_{cc} = V_{REF(dc)} + 100$ mV, $V_{IL(dc)} = V_{REF(dc)} - 100$ mV												
DQS_t, DQS_c Differential Sle													Man
		8.0 V/ns		7.0 V/ns		6.0 V/ns		5.0 V/ns		4.0 V/ns		3.0 V/ns	
		Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	∆ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH	Δ <sup>t</sup> IS	Δ <sup>t</sup> IH
DQ, DM slew rate	4.0	38	25	38	25	38	25	38	25	38	25		
V/ns	3.0			25	17	25	17	25	17	25	17	38	29
	2.0					0	0	0	0	0	0	13	13
	1.5							-25	-17	-25	-17	-12	-4

Note: 1. Shaded cells are not supported.

#### Table 109: Derating Values for AC/DC-Based <sup>t</sup>DS/<sup>t</sup>DH (AC135)

 $\Delta^{t}DS$ ,  $\Delta^{t}DH$  derating in ps

λυμ derating in ps														
	$\Delta^{t}$ DS, $\Delta^{t}$ DH Derating in [ps] AC/DC-based shold -> $V_{IH(ac)} = V_{REF(dc)} + 135$ mV, $V_{IL(ac)} = V_{REF(dc)} - 135$ mV shold -> $V_{IH(dc)} = V_{REF(dc)} + 100$ mV, $V_{IL(dc)} = V_{REF(dc)} - 100$ mV													
					DQS	_t, DQS	_c Diff	erentia	l Slew I	Rate				
		8.0	8.0 V/ns		7.0 V/ns		6.0 V/ns		5.0 V/ns		4.0 V/ns		3.0 V/ns	
		Δ <sup>t</sup> IS	Δ <sup>t</sup> IH											
DQ, DM slew rate	4.0	34	25	34	25	34	25	34	25	34	25			
V/ns	3.0			23	17	23	17	23	17	23	17	34	29	
	2.0					0	0	0	0	0	0	11	13	
	1.5							-23	-17	-23	-17	-12	-4	

Note: 1. Shaded cells are not supported.



#### Table 110: Required Time for Valid Transition – $^{t}VAC > V_{IH(AC)}$ or $< V_{IL(AC)}$

Slew Rate	<sup>t</sup> VAC at 150mV (ps) 1333 Mb/s			50mV (ps) Mb/s	<sup>t</sup> VAC at 13 1866	35mV (ps) Mb/s	<sup>t</sup> VAC at 135mV (ps) 2133 Mb/s		
(V/ns)	Min	Max	Min	Min Max		Max	Min	Max	
>4.0	58	-	48	_	40	_	34	_	
4.0	58	-	48	_	40	_	34	_	
3.5	56	-	46	_	39	_	33	_	
3.0	53	-	43	_	36	_	30	_	
2.5	50	-	40	_	33	_	27	_	
2.0	45	-	35	_	29	_	23	_	
1.5	37	-	27	_	21	_	15	_	
<1.5	37	-	27	_	21	_	15	_	

Figure 88: Typical Slew Rate and <sup>t</sup>VAC - <sup>t</sup>DS for DQ Relative to Strobe




Figure 89: Typical Slew Rate – <sup>t</sup>DH for DQ Relative to Strobe




Figure 90: Tangent Line – <sup>t</sup>DS for DQ with Respect to Strobe





Figure 91: Tangent Line – <sup>t</sup>DH for DQ with Respect to Strobe





#### 8Gb, 16Gb: 216-Ball, Dual-Channel Embedded LPDDR3 SDRAM Revision History

#### **Revision History**

Rev. A - 10/15

 Initial release to support product options not supported int he Mobile datasheet. It is based on starting document 216b\_12x12\_2ch\_8-16gb\_2e0f\_mobile-lpddr3.pdf – Rev. B 10/14 EN

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains initial characterization limits that are subject to change upon full characterization of production devices.