FIG. 1

## 512Kx8 CMOS EEPROM, WE512K8-XCX, SMD 5962-93091


### PIN CONFIGURATION TOP VIEW

A18 [	1	32	□ V <sub>cc</sub>
A16 🗀	2	31	WE
A15 [	3	30	A17
A12 🗌	4	29	A14
A7 🗌	5	28	☐ A13
A6 🗌	6	27	□ A8
A5 🗌	7	26	□ A9
A4 🗀	8	25	☐ A11
АЗ 🗌	9	24	OE
A2 [	10	23	01A
A1 [	11	22	cs
A0 [	12	21	□ 1/07
1/00 [	13	20	□ I/O6
I/O1 [	14	19	☐ I/O5
I/O2 [	15	18	□ 1/04
V <sub>ss</sub> [	16	17	□ I/O3

#### PIN DESCRIPTION

A <sub>0</sub> -18	Address Inputs
1/00-7	Data Input/Output
CS	Chip Select
ŌĒ	Output Enable
WE	Write Enable
Vcc	+5.0V Power
Vss	Ground

#### **BLOCK DIAGRAM**



## 512Kx8 BIT CMOS EEPROM MODULE FEATURES

- Read Access Times of 150, 200, 250, 300ns
- JEDEC Standard 32 Pin, Hermetic Ceramic DIP (Package 300)
- Commercial, Industrial and Military Temperature Ranges
- MIL-STD-883 Compliant Devices Available
- Write Endurance 10,000 Cycles
- Data Retention at 25°C, 10 Years
- Low Power CMOS Operation: 3mA Standby Typical/100mA Operating Maximum
- Automatic Page Write Operation Internal Address and Data Latches for 512 Bytes, 1 to 128 Bytes/Row, Four Pages
- Page Write Cycle Time 10ms Max.
- Data Polling for End of Write Detection
- Hardware and Software Data Protection
- TTL Compatible Inputs and Outputs

## M

### 256KX8 CMOS EEPROM, WE256K8-XCX, SMD 5962-93155

#### FIG.2 PIN CONFIGURATION **TOP VIEW** 32 ∐ V<sub>o</sub> NC I A16 2 31 WE A15 🖂 3 30 A17 A12 4 29 A14 A7 🗆 5 28 A13 27 🗆 A8 A6 ☐ 6 A5 □ 7 26 A9

25 A11

24 | OE

23 A10

22 CS

21 🗀 1/07

20 | I/O6 19 | I/O5

18 🗍 I/O4

17 1/03

A4 🗆 8

A3 ☐ 9 A2 ☐ 10

A1 🗍 11

A0 🗌 12

1/00 🖂 13

1/02 🔲 15


V<sub>ss</sub> [

1/01 🗍 14

#### **PIN DESCRIPTION**

A0-17	Address Inputs
I/O <sub>0-7</sub>	Data Input/Output
CS	Chip Select
ŌĒ	Output Enable
WE	Write Enable
Vcc	+5.0V Power
Vss	Ground

#### **BLOCK DIAGRAM**



## 256Kx8 BIT CMOS EEPROM MODULE FEATURES


- Read Access Times of 150, 200ns
- JEDEC Standard 32 Pin, Hermetic Ceramic DIP (Package 302)
- Commercial, Industrial and Military Temperature Ranges
- MIL-STD-883 Compliant Devices Available
- Write Endurance 10,000 Cycles
- Data Retention at 25°C, 10 Years
- Low Power CMOS Operation: 2mA Standby Typical/90mA Operating Maximum
- Automatic Page Write Operation
   Internal Address and Data Latches for
   512 Bytes, 1 to 64 Bytes/Row, Eight Pages
- Page Write Cycle Time 10mS Max.
- Data Polling for End of Write Detection
- Hardware and Software Data Protection
- TTL Compatible Inputs and Outputs



FIG. 3

### 128KX8 CMOS EEPROM, WE128K8-XCX, SMD 5962-93154


#### PIN CONFIGURATION **TOP VIEW**



#### PIN DESCRIPTION

A0-16	Address Inputs
1/06-7	Data Input/Output
CS	Chip Select
ŌĒ	Output Enable
WE	Write Enable
Vcc	+5.0V Power
Vss	Ground

#### **BLOCK DIAGRAM**



#### 128Kx8 BIT CMOS EEPROM MODULE **FEATURES**

- Read Access Times of 150, 200ns
- JEDEC Standard 32 Pin, Hermetic Ceramic DIP (Package 300)
- Commercial, Industrial and Military Temperature Ranges
- MIL-STD-883 Compliant Devices Available
- Write Endurance 10,000 Cycles
- Data Retention at 25°C, 10 Years
- Low Power CMOS Operation: 1mA Standby Typical/70mA Operating
- Automatic Page Write Operation Internal Address and Data Latches for 256 Bytes, 1 to 64 Bytes/Row, Four Pages
- Page Write Cycle Time 10mS Max.
- Data Polling for End of Write Detection
- Hardware and Software Data Protection
- TTL Compatible Inputs and Outputs



#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol		Unit
Operating Temperature	TA	-55 to +125	∘C
Storage Temperature	Tstg	-65 to +150	°C
Signal Voltage Any Pin	VG	-0.6 to + 6.25	V
Voltage on OE and A9		-0.6 to +13.5	V
Thermal Resistance junction to case	Өлс	28	°C/W
Lead Temperature (soldering -10 secs)		+300	°C

#### NOTE

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	4.5	5.5	V
Input High Voltage	ViH	2.0	Vcc + 0.3	V
Input Low Voltage	VIL	-0.3	+0.8	V
Operating Temp. (Mil.)	TA	-55	+125	°C
Operating Temp. (Ind.)	TA	-40	+85	°C

#### **TRUTH TABLE**

CS	0E	WE	Mode	Data I/O
H	Х	Х	Standby	High Z
L	L	Н	Read	Data Out
L	Н	L	Write	Data In
Х	Н	X	Out Disable	High Z/Data Out
Х	Χ	Н	Write	
Χ	L	Х	Inhibit	

#### **CAPACITANCE**

 $(TA = +25^{\circ}C)$ 

Parameter	Sym	Condition	512Kx8 Max	256Kx8 Max	128Kx8 Max	Unit
Input Capacitance	CIN	VIN = 0V, f = 1MHz	45	80	45	pF
Output Capacitance	Соит	$V_{VO} = 0V$ , $f = 1 MHz$	60	80	60	pF

This parameter is guaranteed by design but not tested.

#### DC CHARACTERISTICS

 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}C to +125^{\circ}C)$ 

Parameter Sym		Conditions	512K x 8			256K x 8			128K x 8			Unit
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Input Leakage Current	lu	Vcc = 5.5, Vin = GND to Vcc			10			10			10	μА
Output Leakage Current	ILO	CS = ViH, OE = ViH, Vouτ = GND to Vcc			10			10			10	μА
Dynamic Supply Current	lcc	$\overline{\text{CS}} = \text{ViL}, \ \overline{\text{OE}} = \text{ViH}, \ \text{f} = 5\text{MHz}, \ \text{Vcc} = 5.5$		80	100		60	90		50	70	mA
Standby Current	lss	$\overline{CS} = V_{IH}, \overline{OE} = V_{IH}, f = 5MHz, Vcc = 5.5$		3	8		2	6		1	4	mA
Output Low Voltage	Vol	10L = 2.1mA, Vcc = 4.5V			0.45			0.45			0.45	٧
Output High Voltage	Vон	Іон = -400µA, Vcc = 4.5V	2.4			2.4			2.4			٧

NOTE: DC test conditions:  $V_{IH} = V_{CC} - 0.3V$ ,  $V_{IL} = 0.3V$ 

# FIG. 4 AC TEST CIRCUIT Current Source $V_z \approx 1.5V$ (Bipolar Supply)

#### **AC TEST CONDITIONS**

Parameter	Тур	Unit
Input Pulse Levels	$V_{1L} = 0$ , $V_{1H} = 3.0$	٧
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	٧
Output Timing Reference Level	1.5	V

#### NOTES:

Vz is programmable from -2V to +7V.
lot & lot programmable from 0 to 16mA.
Tester Impedance Zo = 75 \Omega.
Vz is typically the midpoint of Vott and Vot.
lot & lot are adjusted to simulate a typical resistive load circuit.


ATE tester includes jig capacitance.



#### READ

Figure 5 shows Read cycle waveforms. A read cycle begins with selection address, chip select and output enable. Chip select is accomplished by placing the  $\overline{CS}$  line low. Output enable is done by placing the  $\overline{OE}$  line low. The memory places the selected data byte on I/Oo through I/O7 after the access time. The output of the memory is placed in a high impedance state shortly after either the  $\overline{OE}$  line or  $\overline{CS}$  line is returned to a high level.





#### NOTE:

OE may be delayed up to tacstoe after the falling edge of CS without impact on toe or by tacctoe after an address change without impact on tacc.

#### AC READ CHARACTERISTICS (SEE FIGURE 5) FOR WE512K8-XCX

 $(Vcc = 5.0V, Vss = 0V, Ta = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

Parameter	Symbol -150		-200		-250		-300		Unit	
		Min	Max	Mìn	Max	Min	Max	Min	Max	
Read Cycle Time	trc	150		200		250		300		ns
Address Access Time	tacc		150		200		250		300	ns
Chip Select Access Time	tacs		150		200		250		300	ns
Output Hold from Address Change, OE or CS	toн	0		0		0		0		ns
Output Enable to Output Valid	toε		85		85		100		125	ns
Chip Select or Output Enable to High Z Output	tor		70		70		70		70	ns

#### FOR WE256K8-XCX AND WE128K8-XCX

Parameter	Symbol		50	-200		Unit	
		Min	Max	Min	Max		
Read Cycle Time	tric	150		200		ns	
Address Access Time	tacc	·	150		200	ns	
Chip Select Access Time	tacs		150		200	ns	
Output Hold from Address Change, OE or CS	toн	10		10		ns	
Output Enable to Output Valid	toe		85		100	ns	
Chip Select or Output Enable to High Z Output	tor		70		70	пѕ	



#### WRITE

Write operations are initiated when both CS and WE are low and  $\overline{OE}$  is high. The EEPROM devices support both a  $\overline{CS}$  and WE controlled write cycle. The address is latched by the falling edge of either CS or WE, whichever occurs last.

The data is latched internally by the rising edge of either CS or WE, whichever occurs first. A byte write operation will automatically continue to completion.

#### WRITE CYCLE TIMING

Figures 6 and 7 show the write cycle timing relationships. A write cycle begins with address application, write enable and chip select. Chip select is accomplished by placing the CS line low. Write enable consists of setting the WE line low. The write cycle begins when the last of either CS or WE goes low.

The WE line transition from high to low also initiates an internal 150µsec delay timer to permit page mode operation. Each subsequent WE transition from high to low that occurs before the completion of the 150usec time out will restart the timer from zero. The operation of the timer is the same as a retriggerable one-shot.

#### **AC WRITE CHARACTERISTICS**

 $(VCC = 5.0V, VSS = 0V, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 


Parameter	Symbol 512K x 8	( x 8	256K x 8		128K x 8		Unit	
		Min	Max	Min	Max	Min	Max	
Write Cycle Time, TYP = 6mS	twc		10		10		10	ms
Address Set-up Time	tas	10		30		30		ns
Write Pulse Width (WE or CS)	twp	150		150		150		ns
Chip Select Set-up Time	tcs	0		0		0		ns
Address Hold Time (1)	tah	125		50		50		ns
Data Hold Time	tрн	10		0		0		ns
Chip Select Hold Time	tch	0		0		0		ns
Data Set-up Time	tos	100		100		100		ns
Output Enable Set-up Time	toes	10		30		30		ns
Output Enable Hold Time	toen	10		0		0		ns
Write Pulse Width High	twph	50		50		50		ns

#### NOTES:

A17 and A18 must remain valid through WE and CS low pulse, for 512K x 8 A15, A16, and A17 must remain valid through WE and CS low pulse, for 256K x 8. A15 and A16 must remain valid through WE and CS low pulse, for 128K x 8




# FIG. 6 WRITE WAVEFORMS WE CONTROLLED



#### NOTE:

1. Decoded Address Lines must be valid for the duration of the write.

# FIG. 7 WRITE WAVEFORMS CS CONTROLLED



#### NOTE:

1. Decoded Address Lines must be valid for the duration of the write.

#### **DATA POLLING**

Operation with data polling permits a faster method of writing to the EEPROM. The actual time to complete the memory programming cycle is faster than the guaranteed maximum.

The EEPROM features a method to determine when the internal programming cycle is completed. After a write cycle is initiated, the EEPROM will respond to read cycles to provide the microprocessor with the status of the programming cycle. The status consists of the last data byte written being returned with data bit I/O7 complemented during the programming cycle, and I/O7 true after completion.

Data polling allows a simple bit test operation to determine the status of the EEPROM. During the internal programming cycle, a read of the last byte written will produce the complement of the data on I/07. For example, if the data written consisted of I/07 = HIGH, then the data read back would consist of I/07 = LOW.


A polled byte write sequence would consist of the following steps:

- 1. write byte to EEPROM
- 2. store last byte and last address written
- 3. release a time slice to other tasks
- 4. read byte from EEPROM last address
- 5. compare I/O7 to stored value
  - a) If different, write cycle is not completed, go to step 3.
  - **b)** If same, write cycle is completed, go to step 1 or step 3.

#### **DATA POLLING AC CHARACTERISTICS**

 $(Vcc = 5.0V, Vss = 0V, Ta = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

Parameter	Symbol	512Kx8		256Kx8		128Kx8		Unit
		Min	Max	Min	Max	Min	Max	
Data Hold Time	tон	10		0		0		ns
Output Enable Hold Time	tоєн	10		0		0		ns
Output Enable To Output Delay	toe		100		100		100	ns
Write Recovery Time	twe	0		0		0		ns





#### **PAGE WRITE OPERATION**

These devices have a page write operation that allows one to 64 bytes of data (one to 128 bytes for the WE512K8) to be written into the device and then simultaneously written during the internal programming period. Successive bytes may be loaded in the same manner after the first data byte has been loaded. An internal timer begins a time out operation at each write cycle. If another write cycle is completed within 150µs or less, a new time out period begins. Each write cycle restarts the delay period. The write cycles can be continued as long as the interval is less than the time out period.

The usual procedure is to increment the least significant address lines from Ao through A5 (Ao through A6 for the WE512K8) at each write cycle. In this manner a page of up to 64 bytes (128 bytes for the WE512K8) can be loaded into the EEPROM in a burst mode before beginning the relatively long interval programming cycle.

After the 150µs time out is completed, the EEPROM begins an internal write cycle. During this cycle the entire page of bytes will be written at the same time. The internal programming cycle is the same regardless of the number of bytes accessed.


The page address must be the same for each byte load and must be valid during each high to low transition of  $\overline{WE}$  (or  $\overline{CS}$ ). The block address also must be the same for each byte load and must remain valid throughout the  $\overline{WE}$  (or  $\overline{CS}$ ) low pulse. The page and block address lines are summarized below:

#### PAGE MODE CHARACTERISTICS


 $(Vcc = 5.0V, Vss = 0V, TA = -55^{\circ}C \text{ to } +125^{\circ}C)$ 

Parameter	Symbol	Min	Max	Unit
Write Cycle Time, TYP = 6mS	twc		10	ms
Data Set-up Time	tos	100		ns
Data Hold Time	tон	10		ns
Write Pulse Width	twp	150		ns
Byte Load Cycle Time	talc		150	μs
Write Pulse Width High	twpH	50		ns

Device	Block Address	Page Address
WE512K8-XCX	A17-A18	A7-A16
WE256K8-XCX	A15-A17	A6-A14
WE128K8-XCX	A15-A16	A6-A14




#### FIG. 10 SOFTWARE BLOCK DATA PROTECTION ENABLE ALGORITHM



#### NOTES:

- Data Format: 1/07-0 (Hex);
   Address Format: A14 -A0 (Hex).
   A17 and A18 control selection of one of four blocks in the 512Kx8.
   A15, A16, and A17 control selection of one of 8 pages in the 256Kx8.
   A15 and A16 control one of the four blocks in the 128Kx8.
- 2. Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 1 to 128 bytes of data at each of 4 blocks may be loaded in the 512Kx8. 1 to 64 bytes of data at each of 8 blocks may be loaded in the 256Kx8 and 1 to 64 bytes on 4 blocks in the 128Kx8.

## FIG. 11 SOFTWARE BLOCK DATA PROTECTION DISABLE ALGORITHM



#### NOTES

- Data Format: 1/07-0 (Hex);
   Address Format: A14 A0 (Hex).
   A17 and A18 control selection of one of four blocks in the 512Kx8.
   A15, A16, and A17 control selection of one of 8 pages in the 256Kx8.
   A15 and A18 control one of the four blocks in the 128Kx8.
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 1 to 128 bytes of data at each of 4 blocks may be loaded in the 512Kx8. 1 to 64 bytes of data at each of 8 blocks may be loaded in the 256Kx8 and 1 to 64 bytes on 4 blocks in the 128Kx8.

#### SOFTWARE DATA PROTECTION

A software write protection feature may be enabled or disabled by the user. When shipped by White Microelectronics, the devices have the feature disabled. Write access to the device is unrestricted.

To enable software write protection, the user writes three access code bytes to three special internal locations. Once write protection has been enabled, each write to the EEPROM must use the same three byte write sequence to permit writing. After setting software data protection, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device, however, for the duration of two. The write protection feature can be disabled by a six byte write sequence of specific data to specific locations. Power transitions will not reset the software write protection.

Each 32K byte block (128K bytes for the WE512K8) of EEPROM has independent write protection. One or more blocks may be enabled and the rest disabled in any combination. The software write protection guards against inadvertent writes during power transitions or unauthorized modification using a PROM programmer. The block selection is controlled by the upper most address lines (A<sub>17</sub> through A<sub>18</sub> for the WE512K8, A<sub>15</sub> through A<sub>17</sub> for the WE256K8, or A<sub>15</sub> and A<sub>16</sub> for the WE128K8).

#### HARDWARE DATA PROTECTION

Several methods of hardware data protection have been implemented in the White Microelectronics EEPROM. These are included to improve reliability during normal operations.

#### a) Vcc power on delay

As Vcc climbs past 3.8V typical the device will wait 5mSec typical before allowing write cycles.

#### b) Vcc sense

While below 3.8V typical write cycles are inhibited.

#### c) Write inhibiting

Holding OE low and either CS or WE high inhibits write cycles.

#### d) Noise filter

Pulses of <8ns (typ) on  $\overline{WE}$  or  $\overline{CS}$  will not initiate a write cycle.

#### ORDERING INFORMATION WE XXXK8 - XXX CXX - LEAD FINISH: Blank = Gold plated leads A = Solder dip leads PROCESSING: Q = MIL-STD-883 Compliant M = Military Screened -55°C to +125°C I = Industrial -40°C to +85°C C = Commercial 0°C to +70°C PACKAGE: C = Ceramic DIP (Package 300 for 128Kx8) (Package 302 for 256Kx8) (Package 300 for 512Kx8) ACCESS TIME (ns) ORGANIZATION, 512Kx8, 256Kx8 or 128Kx8 **EEPROM** WHITE MICROELECTRONICS

DEVICE TYPE	SPEED	PACKAGE	WM PART NO.	SMD NO.
512K x 8 EEPROM	150ns	32 pin DIP (C)	WE512K8-150CQ	5962-93091 01HYX
512K x 8 EEPROM	300ns	32 pin DIP (C)	WE512K8-300CQ	5962-93091 02HYX
512K x 8 EEPROM	250ns	32 pin DIP (C)	WE512K8-250CQ	5962-93091 03HYX
512K x 8 EEPROM	200ns	32 pin DIP (C)	WE512K8-200CQ	5962-93091 04HYX
256K x 8 EEPROM	200ns	32 pin DIP (C)	WE256K8-200CQ	5962-93155 01HXX
256K x 8 EEPROM	150ns	32 pin DIP (C)	WE256K8-150CQ	5962-93155 02HXX
128K x 8 EEPROM	200ns	32 pin DIP (C)	WE128K8-200CQ	5962-93154 01HXX
128K x 8 EEPROM	150ns	32 pin DIP (C)	WE128K8-150CQ	5962-93154 02HXX