

XC3000A Field Programmable Gate Arrays

June 1, 1996 (Version 1.0)

Product Specification

Features

- Enhanced, high performance FPGA family with five device types
 - Improved redesign of the basic XC3000 FPGA family
 - Logic densities from 1,000 to 6,000 gates
 - Up to 144 user-definable I/Os
- Superset of the industry-leading XC3000 family
 - Identical to the basic XC3000 in structure, pin out, design methodology, and software tools
 - 100% compatible with all XC3000, XC3000L, and XC3100A bitstreams
 - Improved routing and additional features
- Additional programmable interconnection points (PIPs)
 - Improved access to longlines and CLB clock enable inputs
 - Most efficient XC3000-class solution to bus-oriented designs
- Advanced 0.8 μ and 0.6 μ CMOS static memory technology
 - Low quiescent and active power consumption
- Performance specified by logic delays, faster than corresponding XC3000 versions
- XC3000A-specific features
 - 4 mA output sink and source current
 - Error checking of the configuration bitstream
 - Soft startup starts all outputs in slew-limited mode upon power-up
 - Easy migration to the XC3400 series of HardWire mask programmed devices for high-volume production.

Description

The XC3000A family offers the following enhancements over the popular XC3000 family:

The XC3000A family has additional interconnect resources to drive the I-inputs of TBUFs driving horizontal Longlines. The CLB Clock Enable input can be driven from a second vertical Longline. These two additions result in more efficient and faster designs when horizontal Longlines are used for data bussing.

During configuration, the XC3000A devices check the bitstream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls INIT Low.

When the configuration process is finished and the device starts up in user mode, the first activation of the outputs is automatically slew-rate limited. This feature, called Soft Startup, avoids the potential ground bounce when all outputs are turned on simultaneously. After start-up, the slew rate of the individual outputs is, as in the XC3000 family, determined by the individual configuration option.

The XC3000A family is a superset of the XC3000 family. Any bitstream used to configure an XC3000, XC3100 or XC3100A device configures an XC3000A device exactly the same way.

Device	Max Logic Gates	Typical Gate Range	CLBs	Array	User I/Os Max	Flip-Flops	Horizontal Longlines	Configuration Data Bits
XC3020A	1,500	1,000 - 1,500	64	8 x 8	64	256	16	14,779
XC3030A	2,000	1,500 - 2,000	100	10 x 10	80	360	20	22,176
XC3042A	3,000	2,000 - 3,000	144	12 x 12	96	480	24	30,784
XC3064A	5,000	4,000 - 5,000	224	16 x 14	120	688	32	46,064
XC3090A	6,000	5,000 - 6,000	320	16 x 20	144	928	40	64,160

XC3000A Switching Characteristics

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

XC3000A Operating Conditions

Symbol	Description	Min	Max	Units
V _{CC}	Supply voltage relative to GND Commercial 0°C to +85°C junction	4.75	5.25	V
	Supply voltage relative to GND Industrial -40°C to +100°C junction	4.5	5.5	V
V _{IHT}	High-level input voltage — TTL configuration	2.0	V _{CC}	٧
V _{ILT}	Low-level input voltage — TTL configuration	0	0.8	V
V _{IHC}	High-level input voltage — CMOS configuration	70%	100%	V _{CC}
VILC	Low-level input voltage — CMOS configuration	0	20%	V _{CC}
T _{IN}	Input signal transition time		250	ns

Note: At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.

XC3000A DC Characteristics Over Operating Conditions

Symbol	Description		Min	Max	Units
V _{OH}	High-level output voltage (@ I _{OH} = -4.0 mA, V _{CC} min)	Commercial	3.86		V
VOL	Low-level output voltage (@ I _{OL} = 4.0 mA, V _{CC} min)	Commercial		0.40	V
V _{OH}	High-level output voltage (@ I _{OH} = -4.0 mA, V _{CC} min)	Industrial	3.76		V
V _{OL}	Low-level output voltage (@ I _{OL} = 4.0 mA, V _{CC} min)	Industrial		0.40	V
V _{CCPD}	Power-down supply voltage (PWRDWN must be Low)		2.30		V
ICCPD	Power-down supply current				
	(V _{CC(MAX)} @ T _{MAX})	3020A		100	μΑ
		3030A		160	μA
		3042A		240	μΑ
		3064A		340	μΑ
		3090A		500	μA
lcco	Quiescent FPGA supply current in addition to I _{CCPD} Chip thresholds programmed as CMOS levels Chip thresholds programmed as TTL levels			500 10	μ Α μ Α
I _{IL}	Input Leakage Current		-10	+10	μΑ
	Input capacitance, all packages except PGA175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			10 15	pF pF
C _{IN}	Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			16 20	pF pF
1 _{RIN}	Pad pull-up (when selected) @ V _{IN} = 0 V (sample tested)		0.02	0.17	mA
I _{BLL}	Horizontal Longline pull-up (when selected) @ logic Low			3.4	mA

Notes: 1. With no output current loads, no active input or Longline pull-up resistors, all package pins at V_{CC} or GND, and the FPGA device configured with a MakeBits tie option.

■ 9941759 OOO7853 TT9	1 7741/55	սսսու	1.5 4	71714	100
-----------------------	-----------	-------	-------	-------	-----

Total continuous output sink current may not exceed 100 mA per ground pin. Total continuous output source may not exceed 100 mA per V_{CC} pin. The number of ground pins varies from the XC3020A to the XC3090A.



XC3000A Absolute Maximum Ratings

Symbol	Description		Units
V _{CC}	Supply voltage relative to GND	−0.5 to +7.0	V
V _{IN}	Input voltage with respect to GND	-0.5 to V _{CC} +0.5	V
V_{TS}	Voltage applied to 3-state output	-0.5 to V _{CC} +0.5	V
T _{STG}	Storage temperature (ambient)	−65 to +150	°C
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
т	Junction temperature plastic	+125	°C
IJ	Junction temperature ceramic	+150	°C

Note:

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

XC3000A Global Buffer Switching Characteristics Guidelines

	Speed Grade	-7	-6	
Description	Symbol	Max	Max	Units
Global and Alternate Clock Distribution ¹				
Either: Normal IOB input pad through clock buffer				
to any CLB or IOB clock input	T _{PID}	7.5	7.0	ns
Or: Fast (CMOS only) input pad through clock				
buffer to any CLB or IOB clock input	T _{PIDC}	6.0	5.7	ns
TBUF driving a Horizontal Longline (L.L.) ¹				
I to L.L. while T is Low (buffer active)	T _{IO}	4.5	4.0	ns
T↓ to L.L. active and valid with single pull-up resistor	T _{ON}	9.0	8.0	ns
T↓ to L.L. active and valid with pair of pull-up resistors	T _{ON}	11.0	10.0	ns
T↑ to L.L. High with single pull-up resistor	T _{PUS}	16.0	14.0	ns
T↑ to L.L. High with pair of pull-up resistors	T _{PUF}	10.0	8.0	ns
BIDI				
Bidirectional buffer delay	T _{BIDI}	1.7	1.5	ns

Note: 1. Timing is based on the XC3042A, for other devices see XACT timing calculator.

XC3000A CLB Switching Characteristics Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.


		Sp	eed Grade	-	7	_	6	i
D	Description				Max	Min	Max	Units
Combinatorial Delay Logic Variables	A, B, C, D, E, to outputs X or Y FG Mode F and FGM Mode	1	T _{ILO}		5.1 5.6		4.1 4.6	ns ns
Sequential delay								
Clock k to outputs Clock k to outputs through function g	8	T _{CKO}		4.5		4.0	ns	
	FG Mode F and FGM Mode		T _{QLO}		9.5 10.0		8.0 8.5	ns ns
Set-up time before clos								İ
Logic Variables	A, B, C, D, E FG Mode F and FGM Mode	2	T _{ICK}	4.5 5.0		3.5 4.0		ns
Data In Enable Clock	DI EC	4 6	T _{DICK} T _{ECCK}	4.0 4.5		3.0 4.0		ns ns
Hold Time after clock k	(**************************************				
Logic Variables Data In Enable Clock	A, B, C, D, E Dl ² EC	3 5 7	T _{CKI} T _{CKDI} T _{CKEC}	0 1.0 2.0		0 1.0 2.0		ns ns ns
Clock								
Clock High time Clock Low time Max. flip-flop toggi	le rate	11 12	T _{CH} T _{CL} F _{CLK}	4.0 4.0 113.0		3.5 3.5 135.0		ns ns MHz
Reset Direct (RD)		(A - A						
RD width delay from RD to outputs X or Y			T _{RPW} T _{RIO}	6.0	6.0	5.0	5.0	ns ns
Global Reset (RESET	Pad)1							
RESET width (Lov delay from RESET	v) [₹] pad to outputs X or Y		T _{MRW} T _{MRQ}	16.0	19.0	14.0	17.0	ns ns

Notes: 1. Timing is based on the XC3042A, for other devices see XACT timing calculator.

The CLB K to Q output delay (T_{CKO}, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data In hold time requirement (T_{CKDI}, #5) of any CLB on the same die.



XC3000A CLB Switching Characteristics Guidelines (continued)



XC3000A IOB Switching Characteristics Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

		Sp	eed Grade		7	-	6	
Description	Description				Max	Min	Max	Units
Propagation Delays (Input)								
Pad to Direct In (I)	3	T _{PID}		4.0		3.0	ns	
Pad to Registered In (Q) with la	tch transparent		T _{PTG}		15.0		14.0	ns
Clock (IK) to Registered In (Q)		4	TIKRI		3.0		2.5	ns
Set-up Time (Input)			-	,				
Pad to Clock (IK) set-up time		1	T _{PICK}	14.0		12.0		ns
Propagation Delays (Output)								
Clock (OK) to Pad	(fast)	7	TOKPO		8.0		7.0	ns
same	(slew rate limited)	7	TOKPO		18.0		15.0	ns
Output (O) to Pad	(fast)	10	T _{OPF}		6.0		5.0	ns
same	(slew-rate limited)	10	T _{OPS}		16.0		13.0	ns
3-state to Pad begin hi-Z	(fast)	9	T _{TSHZ}		10.0		9.0	ns
same	(slew-rate limited)	9	T _{TSHZ}		20.0		12.0	ns
3-state to Pad active and valid	(fast)	8	T _{TSON}		11.0	}	10.0	ns
same	(slew -rate limited)	8	T _{TSON}		21.0		18.0	ns
Set-up and Hold Times (Output)								
Output (O) to clock (OK) set-up		5	T _{OOK}	8.0		7.0		ns
Output (O) to clock (OK) hold tir	ne	6	T _{OKO}	0		0		ns
Clock								
Clock High time		11	T _{IOH}	4.0		3.5		ns
Clock Low time		12	T _{IOL}	4.0		3.5		ns
Max. flip-flop toggle rate			F _{CLK}	113.0		135.0		MHz
Global Reset Delays (based on XC	3042A)							
RESET Pad to Registered In	(Q)	13	T _{RRI}		24.0		23.0	ns
RESET Pad to output pad	(fast)	15	T _{RPO}		33.0		29.0	ns
	(slew-rate limited)	15	T _{RPO}		43.0		37.0	ns

Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). Typical slew rate limited output rise/fall times are approximately four times longer.


^{2.} Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.


^{3.} Input pad set-up time is specified with respect to the internal clock (ik). In order to calculate system set-up time, subtract clock delay (pad to ik) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (ik) is negative. This means that pad level changes immediately before the internal clock edge (ik) will not be recognized.

^{4.} Tello, Tello, and Tellok are 3 ns higher for XTL2 when the pin is configures as a user input.



XC3000A IOB Switching Characteristics Guidelines (continued)





9941759 0007858 580 🖼

Product Availability

PINS		44	64	68	8	34		00			
TYPE		PLAST. PLAST. PLAST. PLAST. PLCC VQFP PLCC PLCC		CERAM PGA	PLAST. PQFP	PLAST. TQFP	PLAST. VQFP	TOP- BRAZED CQFP			
CODE		PC44	VQ64	PC68	PC84	PG84	PQ100	TQ100	VQ100	CB100	
XC3020A	-7			CI	CI	CI	СІ				
700020A	-6			С	С	C ·	С				
XC3030A	-7	CI	CI	CI	CI	CI	CI		CI		
ACCOUNT	-6	С	С	С	Ç	С	С		С		
XC3042A	-7				CI	СІ	CI		CI		
700042A	-6				С	С	С		С		
XC3064A	-7				CI						
AC3064A	-6				С						
XC3090A	-7				CI						
XC3090A	-6				С						

PINS		1:	32	144	144 160		164 175			208	223
TYPE		PLAST. PGA	CERAM. PGA	PLAST. TQFP	PLAST. PQFP	TOP- BRAZED CQFP	PLAST. CERAM PGA PGA				CERAM. PGA
CODE		PP132	PG132	TQ144	PQ160	CB164	PP175	PG175	75 TQ176	PQ208	PG223
XC3020A	-7										
AC3020A	-6										
XC3030A	-7										
ACSUSUA	-6										
XC3042A	-7	CI	CI	СІ							
A03042A	-6	С	С	С							
XC3064A	-7	CI	CI	CI	CI						
AC3004A	-6	С	С	С	C						
XC3090A	-7			CI	CI		СТ	СІ	CI	CI	
XC3090A	-6			С	С	,	С	С	С	С	

Note: C = Commercial, $T_J = 0^\circ$ to +85°C I = Industrial, $T_J = -40^\circ$ to +100°C

Ordering Information



9941759 0007859 417