

XC4000E and XC4000X Series Field Programmable Gate Arrays

January 29, 1999 (Version 1.5)

Product Specification

XC4000E and XC4000X Series Features

Note: XC4000 Series devices described in this data sheet include the XC4000E family and XC4000X Series. XC4000X Series devices described in this data sheet include the XC4000EX and XC4000XL families. Separate data sheets are available for two other Families in the XC4000X series, the XC4000XLT and XC4000XV. This information does not apply to the older Xilinx families: XC4000, XC4000A, XC4000D, XC4000H, or XC4000L. For information on these devices, see the Xilinx WEBLINX at http://www.xilinx.com.

- · System featured Field-Programmable Gate Arrays
 - Select-RAM™ memory: on-chip ultra-fast RAM with
 - synchronous write option
 - dual-port RAM option
 - Fully PCI compliant (speed grades -2 and faster)
 - Abundant flip-flops
 - Flexible function generators
 - Dedicated high-speed carry logic
 - Wide edge decoders on each edge
 - Hierarchy of interconnect lines
 - Internal 3-state bus capability
 - 8 global low-skew clock or signal distribution networks
- · System Performance beyond 80 MHz
- · Flexible Array Architecture
- Low Power Segmented Routing Architecture
- Systems-Oriented Features
 - IEEE 1149.1-compatible boundary scan logic support
 - Individually programmable output slew rate
 - Programmable input pull-up or pull-down resistors
 - 12-mA sink current per XC4000E output
- · Configured by Loading Binary File
 - Unlimited reprogrammability
- Readback Capability
 - Program verification
 - Internal node observability
- Backward Compatible with XC4000 Devices
- Development System runs on most common computer platforms
 - Interfaces to popular design environments
 - Fully automatic mapping, placement and routing
 - Interactive design editor for design optimization

Low-Voltage Versions Available

- Low-Voltage Devices Function at 3.0 3.6 Volts
- XC4000XL: High Performance Low-Voltage Versions of XC4000EX devices

Additional XC4000X Series Features

- Highest Performance 3.3 V XC4000XL
- Highest Capacity Over 180,000 Usable Gates
- 5V tolerant I/Os on XC4000XL
- 0.35μ SRAM process for XC4000XL
- Additional Routing Over XC4000E
 - almost twice the routing capacity for high-density designs
- Buffered Interconnect for Maximum Speed
- Improved VersaRing™ I/O Interconnect for Better Fixed Pinout Flexibility
- 12-mA Sink Current Per XC4000X Output
- Flexible New High-Speed Clock Network
 - 8 additional Early Buffers for shorter clock delays
 - Virtually unlimited number of clock signals
- Optional Multiplexer or 2-input Function Generator on Device Outputs
- 4 Additional Address Bits in Master Parallel Configuration Mode
- XC4000XLT devices, optimized for PCI applications, are available.
- The XC4000XV Family offers the highest density with 0.25 micron 2.5 volt technology.

Introduction

XC4000 Series high-performance, high-capacity Field Programmable Gate Arrays (FPGAs) provide the benefits of custom CMOS VLSI, while avoiding the initial cost, long development cycle, and inherent risk of a conventional masked gate array.

The result of thirteen years of FPGA design experience and feedback from thousands of customers, these FPGAs combine architectural versatility, on-chip Select-RAM memory with edge-triggered and dual-port modes, increased speed, abundant routing resources, and new, sophisticated software to achieve fully automated implementation of complex, high-density, high-performance designs.

The XC4000E and XC4000X Series currently have 20 members, as shown in Table 1.



Table 1: XC4000E and XC4000X Series Field Programmable Gate Arrays

		Max Logic	Max. RAM	Typical			Number	
	Logic	Gates	Bits	Gate Range	CLB	Total	of	Max.
Device	Cells	(No RAM)	(No Logic)	(Logic and RAM)*	Matrix	CLBs	Flip-Flops	User I/O
XC4002XL	152	1,600	2,048	1,000 - 3,000	8 x 8	64	256	64
XC4003E	238	3,000	3,200	2,000 - 5,000	10 x 10	100	360	80
XC4005E/XL	466	5,000	6,272	3,000 - 9,000	14 x 14	196	616	112
XC4006E	608	6,000	8,192	4,000 - 12,000	16 x 16	256	768	128
XC4008E	770	8,000	10,368	6,000 - 15,000	18 x 18	324	936	144
XC4010E/XL	950	10,000	12,800	7,000 - 20,000	20 x 20	400	1,120	160
XC4013E/XL	1368	13,000	18,432	10,000 - 30,000	24 x 24	576	1,536	192
XC4020E/XL	1862	20,000	25,088	13,000 - 40,000	28 x 28	784	2,016	224
XC4025E	2432	25,000	32,768	15,000 - 45,000	32 x 32	1,024	2,560	256
XC4028EX/XL	2432	28,000	32,768	18,000 - 50,000	32 x 32	1,024	2,560	256
XC4036EX/XL	3078	36,000	41,472	22,000 - 65,000	36 x 36	1,296	3,168	288
XC4044XL	3800	44,000	51,200	27,000 - 80,000	40 x 40	1,600	3,840	320
XC4052XL	4598	52,000	61,952	33,000 - 100,000	44 x 44	1,936	4,576	352
XC4062XL	5472	62,000	73,728	40,000 - 130,000	48 x 48	2,304	5,376	384
XC4085XL	7448	85,000	100,352	55,000 - 180,000	56 x 56	3,136	7,168	448

^{*} Max values of Typical Gate Range include 20-30% of CLBs used as RAM.

Note: All functionality in low-voltage families is the same as in the corresponding 5-Volt family, except where numerical references are made to timing or power.

Description

XC4000 Series devices are implemented with a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs). They have generous routing resources to accommodate the most complex interconnect patterns.

The devices are customized by loading configuration data into internal memory cells. The FPGA can either actively read its configuration data from an external serial or byte-parallel PROM (master modes), or the configuration data can be written into the FPGA from an external device (slave and peripheral modes).

XC4000 Series FPGAs are supported by powerful and sophisticated software, covering every aspect of design from schematic or behavioral entry, floorplanning, simulation, automatic block placement and routing of interconnects, to the creation, downloading, and readback of the configuration bit stream.

Because Xilinx FPGAs can be reprogrammed an unlimited number of times, they can be used in innovative designs where hardware is changed dynamically, or where hardware must be adapted to different user applications. FPGAs are ideal for shortening design and development cycles, and also offer a cost-effective solution for production rates well beyond 5,000 systems per month. For lowest high-volume unit cost, a design can first be implemented in the XC4000E or XC4000X, then migrated to one of Xilinx' compatible HardWire mask-programmed devices.

Taking Advantage of Reconfiguration

FPGA devices can be reconfigured to change logic function while resident in the system. This capability gives the system designer a new degree of freedom not available with any other type of logic.

Hardware can be changed as easily as software. Design updates or modifications are easy, and can be made to products already in the field. An FPGA can even be reconfigured dynamically to perform different functions at different times.

Reconfigurable logic can be used to implement system self-diagnostics, create systems capable of being reconfigured for different environments or operations, or implement multi-purpose hardware for a given application. As an added benefit, using reconfigurable FPGA devices simplifies hardware design and debugging and shortens product time-to-market.



XC4000E and XC4000X Series Compared to the XC4000

For readers already familiar with the XC4000 family of Xilinx Field Programmable Gate Arrays, the major new features in the XC4000 Series devices are listed in this section. The biggest advantages of XC4000E and XC4000X devices are significantly increased system speed, greater capacity, and new architectural features, particularly Select-RAM memory. The XC4000X devices also offer many new routing features, including special high-speed clock buffers that can be used to capture input data with minimal delay.

Any XC4000E device is pinout- and bitstream-compatible with the corresponding XC4000 device. An existing XC4000 bitstream can be used to program an XC4000E device. However, since the XC4000E includes many new features, an XC4000E bitstream cannot be loaded into an XC4000 device.

XC4000X Series devices are not bitstream-compatible with equivalent array size devices in the XC4000 or XC4000E families. However, equivalent array size devices, such as the XC4025, XC4025E, XC4028EX, and XC4028XL, are pinout-compatible.

Improvements in XC4000E and XC4000X

Increased System Speed

XC4000E and XC4000X devices can run at synchronous system clock rates of up to 80 MHz, and internal performance can exceed 150 MHz. This increase in performance over the previous families stems from improvements in both device processing and system architecture. XC4000 Series devices use a sub-micron multi-layer metal process. In addition, many architectural improvements have been made, as described below.

The XC4000XL family is a high performance 3.3V family based on 0.35μ SRAM technology and supports system speeds to 80 MHz.

PCI Compliance

XC4000 Series -2 and faster speed grades are fully PCI compliant. XC4000E and XC4000X devices can be used to implement a one-chip PCI solution.

Carry Logic

The speed of the carry logic chain has increased dramatically. Some parameters, such as the delay on the carry chain through a single CLB (TBYP), have improved by as

much as 50% from XC4000 values. See "Fast Carry Logic" on page 20 for more information.

Select-RAM Memory: Edge-Triggered, Synchronous RAM Modes

The RAM in any CLB can be configured for synchronous, edge-triggered, write operation. The read operation is not affected by this change to an edge-triggered write.

Dual-Port RAM

A separate option converts the 16x2 RAM in any CLB into a 16x1 dual-port RAM with simultaneous Read/Write.

The function generators in each CLB can be configured as either level-sensitive (asynchronous) single-port RAM, edge-triggered (synchronous) single-port RAM, edge-triggered (synchronous) dual-port RAM, or as combinatorial logic.

Configurable RAM Content

The RAM content can now be loaded at configuration time, so that the RAM starts up with user-defined data.

H Function Generator

In current XC4000 Series devices, the H function generator is more versatile than in the original XC4000. Its inputs can come not only from the F and G function generators but also from up to three of the four control input lines. The H function generator can thus be totally or partially independent of the other two function generators, increasing the maximum capacity of the device.

IOB Clock Enable

The two flip-flops in each IOB have a common clock enable input, which through configuration can be activated individually for the input or output flip-flop or both. This clock enable operates exactly like the EC pin on the XC4000 CLB. This new feature makes the IOBs more versatile, and avoids the need for clock gating.

Output Drivers

The output pull-up structure defaults to a TTL-like totem-pole. This driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below Vcc, just like the XC4000 family outputs. Alternatively, XC4000 Series devices can be globally configured with CMOS outputs, with p-channel pull-up transistors pulling to Vcc. Also, the configurable pull-up resistor in the XC4000 Series is a p-channel transistor that pulls to Vcc, whereas in the original XC4000 family it is an n-channel transistor that pulls to a voltage one transistor threshold below Vcc.



Input Thresholds

The input thresholds of 5V devices can be globally configured for either TTL (1.2 V threshold) or CMOS (2.5 V threshold), just like XC2000 and XC3000 inputs. The two global adjustments of input threshold and output level are independent of each other. The XC4000XL family has an input threshold of 1.6V, compatible with both 3.3V CMOS and TTL levels.

Global Signal Access to Logic

There is additional access from global clocks to the F and G function generator inputs.

Configuration Pin Pull-Up Resistors

During configuration, the three mode pins, M0, M1, and M2, have weak pull-up resistors. For the most popular configuration mode, Slave Serial, the mode pins can thus be left unconnected.

The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors after configuration.

The PROGRAM input pin has a permanent weak pull-up.

Soft Start-up

Like the XC3000A, XC4000 Series devices have "Soft Start-up." When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. This feature avoids potential ground bounce when all outputs are turned on simultaneously. Immediately after start-up, the slew rate of the individual outputs is, as in the XC4000 family, determined by the individual configuration option.

XC4000 and XC4000A Compatibility

Existing XC4000 bitstreams can be used to configure an XC4000E device. XC4000A bitstreams must be recompiled for use with the XC4000E due to improved routing resources, although the devices are pin-for-pin compatible.

Additional Improvements in XC4000X Only

Increased Routing

New interconnect in the XC4000X includes twenty-two additional vertical lines in each column of CLBs and twelve new horizontal lines in each row of CLBs. The twelve "Quad Lines" in each CLB row and column include optional repowering buffers for maximum speed. Additional high-performance routing near the IOBs enhances pin flexibility.

Faster Input and Output

A fast, dedicated early clock sourced by global clock buffers is available for the IOBs. To ensure synchronization with the regular global clocks, a Fast Capture latch driven by the early clock is available. The input data can be initially loaded into the Fast Capture latch with the early clock, then transferred to the input flip-flop or latch with the low-skew global clock. A programmable delay on the input can be used to avoid hold-time requirements. See "IOB Input Signals" on page 22 for more information.

Latch Capability in CLBs

Storage elements in the XC4000X CLB can be configured as either flip-flops or latches. This capability makes the FPGA highly synthesis-compatible.

IOB Output MUX From Output Clock

A multiplexer in the IOB allows the output clock to select either the output data or the IOB clock enable as the output to the pad. Thus, two different data signals can share a single output pad, effectively doubling the number of device outputs without requiring a larger, more expensive package. This multiplexer can also be configured as an AND-gate to implement a very fast pin-to-pin path. See "IOB Output Signals" on page 25 for more information.

Additional Address Bits

Larger devices require more bits of configuration data. A daisy chain of several large XC4000X devices may require a PROM that cannot be addressed by the eighteen address bits supported in the XC4000E. The XC4000X Series therefore extends the addressing in Master Parallel configuration mode to 22 bits.



Detailed Functional Description

XC4000 Series devices achieve high speed through advanced semiconductor technology and improved architecture. The XC4000E and XC4000X support system clock rates of up to 80 MHz and internal performance in excess of 150 MHz. Compared to older Xilinx FPGA families, XC4000 Series devices are more powerful. They offer on-chip edge-triggered and dual-port RAM, clock enables on I/O flip-flops, and wide-input decoders. They are more versatile in many applications, especially those involving RAM. Design cycles are faster due to a combination of increased routing resources and more sophisticated software.

Basic Building Blocks

Xilinx user-programmable gate arrays include two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing the user's logic.
- IOBs provide the interface between the package pins and internal signal lines.

Three other types of circuits are also available:

- 3-State buffers (TBUFs) driving horizontal longlines are associated with each CLB.
- Wide edge decoders are available around the periphery of each device.
- An on-chip oscillator is provided.

Programmable interconnect resources provide routing paths to connect the inputs and outputs of these configurable elements to the appropriate networks.

The functionality of each circuit block is customized during configuration by programming internal static memory cells. The values stored in these memory cells determine the logic functions and interconnections implemented in the FPGA. Each of these available circuits is described in this section.

Configurable Logic Blocks (CLBs)

Configurable Logic Blocks implement most of the logic in an FPGA. The principal CLB elements are shown in Figure 1. Two 4-input function generators (F and G) offer unrestricted versatility. Most combinatorial logic functions need four or fewer inputs. However, a third function generator (H) is provided. The H function generator has three inputs. Either zero, one, or two of these inputs can be the outputs of F and G; the other input(s) are from outside the CLB. The CLB can, therefore, implement certain functions of up to nine variables, like parity check or expandable-identity comparison of two sets of four inputs.

Each CLB contains two storage elements that can be used to store the function generator outputs. However, the storage elements and function generators can also be used independently. These storage elements can be configured as flip-flops in both XC4000E and XC4000X devices; in the XC4000X they can optionally be configured as latches. DIN can be used as a direct input to either of the two storage elements. H1 can drive the other through the H function generator. Function generator outputs can also drive two outputs independent of the storage element outputs. This versatility increases logic capacity and simplifies routing.

Thirteen CLB inputs and four CLB outputs provide access to the function generators and storage elements. These inputs and outputs connect to the programmable interconnect resources outside the block.

Function Generators

Four independent inputs are provided to each of two function generators (F1 - F4 and G1 - G4). These function generators, with outputs labeled F' and G', are each capable of implementing any arbitrarily defined Boolean function of four inputs. The function generators are implemented as memory look-up tables. The propagation delay is therefore independent of the function implemented.

A third function generator, labeled H', can implement any Boolean function of its three inputs. Two of these inputs can optionally be the F' and G' functional generator outputs. Alternatively, one or both of these inputs can come from outside the CLB (H2, H0). The third input must come from outside the block (H1).

Signals from the function generators can exit the CLB on two outputs. F' or H' can be connected to the X output. G' or H' can be connected to the Y output.

A CLB can be used to implement any of the following functions:

- any function of up to four variables, plus any second function of up to four unrelated variables, plus any third function of up to three unrelated variables¹
- · any single function of five variables
- any function of four variables together with some functions of six variables
- · some functions of up to nine variables.

Implementing wide functions in a single block reduces both the number of blocks required and the delay in the signal path, achieving both increased capacity and speed.

The versatility of the CLB function generators significantly improves system speed. In addition, the design-software tools can deal with each function generator independently. This flexibility improves cell usage.

^{1.} When three separate functions are generated, one of the function outputs must be captured in a flip-flop internal to the CLB. Only two unregistered function generator outputs are available from the CLB.






Figure 1: Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)

Flip-Flops

The CLB can pass the combinatorial output(s) to the interconnect network, but can also store the combinatorial results or other incoming data in one or two flip-flops, and connect their outputs to the interconnect network as well.

The two edge-triggered D-type flip-flops have common clock (K) and clock enable (EC) inputs. Either or both clock inputs can also be permanently enabled. Storage element functionality is described in Table 2.

Latches (XC4000X only)

The CLB storage elements can also be configured as latches. The two latches have common clock (K) and clock enable (EC) inputs. Storage element functionality is described in Table 2.

Clock Input

Each flip-flop can be triggered on either the rising or falling clock edge. The clock pin is shared by both storage elements. However, the clock is individually invertible for each storage element. Any inverter placed on the clock input is automatically absorbed into the CLB.

Clock Enable

The clock enable signal (EC) is active High. The EC pin is shared by both storage elements. If left unconnected for either, the clock enable for that storage element defaults to the active state. EC is not invertible within the CLB.

Table 2: CLB Storage Element Functionality (active rising edge is shown)

Mode	K	EC	SR	D	Q
Power-Up or GSR	Х	X	Х	х	SR
	Х	Х	1	Х	SR
Flip-Flop		1*	0*	D	D
	0	Х	0*	Х	Q
Latch	1	1*	0*	Х	Q
Laich	0	1*	0*	D	D
Both	Х	0	0*	Х	Q

Legend:

X _ Don't care _/ Rising edge

SR Set or Reset value. Reset is default.

0* Input is Low or unconnected (default value)

1* Input is High or unconnected (default value)



Set/Reset

An asynchronous storage element input (SR) can be configured as either set or reset. This configuration option determines the state in which each flip-flop becomes operational after configuration. It also determines the effect of a Global Set/Reset pulse during normal operation, and the effect of a pulse on the SR pin of the CLB. All three set/reset functions for any single flip-flop are controlled by the same configuration data bit.

The set/reset state can be independently specified for each flip-flop. This input can also be independently disabled for either flip-flop.

The set/reset state is specified by using the INIT attribute, or by placing the appropriate set or reset flip-flop library symbol.

SR is active High. It is not invertible within the CLB.

Global Set/Reset

A separate Global Set/Reset line (not shown in Figure 1) sets or clears each storage element during power-up, reconfiguration, or when a dedicated Reset net is driven active. This global net (GSR) does not compete with other routing resources; it uses a dedicated distribution network.

Each flip-flop is configured as either globally set or reset in the same way that the local set/reset (SR) is specified. Therefore, if a flip-flop is set by SR, it is also set by GSR. Similarly, a reset flip-flop is reset by both SR and GSR.




Figure 2: Schematic Symbols for Global Set/Reset

GSR can be driven from any user-programmable pin as a global reset input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GSR pin of the STARTUP symbol. (See Figure 2.) A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global Set/Reset signal

Alternatively, GSR can be driven from any internal node.

Data Inputs and Outputs

The source of a storage element data input is programmable. It is driven by any of the functions F', G', and H', or by the Direct In (DIN) block input. The flip-flops or latches drive the XQ and YQ CLB outputs.

Two fast feed-through paths are available, as shown in Figure 1. A two-to-one multiplexer on each of the XQ and YQ outputs selects between a storage element output and any of the control inputs. This bypass is sometimes used by the automated router to repower internal signals.

Control Signals

Multiplexers in the CLB map the four control inputs (C1 - C4 in Figure 1) into the four internal control signals (H1, DIN/H2, SR/H0, and EC). Any of these inputs can drive any of the four internal control signals.

When the logic function is enabled, the four inputs are:

- EC Enable Clock
- SR/H0 Asynchronous Set/Reset or H function generator Input 0
- DIN/H2 Direct In or H function generator Input 2
- H1 H function generator Input 1.

When the memory function is enabled, the four inputs are:

- EC Enable Clock
- WE Write Enable
- D0 Data Input to F and/or G function generator
- D1 Data input to G function generator (16x1 and 16x2 modes) or 5th Address bit (32x1 mode).

Using FPGA Flip-Flops and Latches

The abundance of flip-flops in the XC4000 Series invites pipelined designs. This is a powerful way of increasing performance by breaking the function into smaller subfunctions and executing them in parallel, passing on the results through pipeline flip-flops. This method should be seriously considered wherever throughput is more important than latency.

To include a CLB flip-flop, place the appropriate library symbol. For example, FDCE is a D-type flip-flop with clock enable and asynchronous clear. The corresponding latch symbol (for the XC4000X only) is called LDCE.

In XC4000 Series devices, the flip flops can be used as registers or shift registers without blocking the function generators from performing a different, perhaps unrelated task. This ability increases the functional capacity of the devices.

The CLB setup time is specified between the function generator inputs and the clock input K. Therefore, the specified CLB flip-flop setup time includes the delay through the function generator.

Using Function Generators as RAM

Optional modes for each CLB make the memory look-up tables in the F' and G' function generators usable as an array of Read/Write memory cells. Available modes are level-sensitive (similar to the XC4000/A/H families), edge-triggered, and dual-port edge-triggered. Depending on the selected mode, a single CLB can be configured as either a 16x2, 32x1, or 16x1 bit array.



Supported CLB memory configurations and timing modes for single- and dual-port modes are shown in Table 3.

XC4000 Series devices are the first programmable logic devices with edge-triggered (synchronous) and dual-port RAM accessible to the user. Edge-triggered RAM simplifies system timing. Dual-port RAM doubles the effective throughput of FIFO applications. These features can be individually programmed in any XC4000 Series CLB.

Advantages of On-Chip and Edge-Triggered RAM

The on-chip RAM is extremely fast. The read access time is the same as the logic delay. The write access time is slightly slower. Both access times are much faster than any off-chip solution, because they avoid I/O delays.

Edge-triggered RAM, also called synchronous RAM, is a feature never before available in a Field Programmable Gate Array. The simplicity of designing with edge-triggered RAM, and the markedly higher achievable performance, add up to a significant improvement over existing devices with on-chip RAM.

Three application notes are available from Xilinx that discuss edge-triggered RAM: "XC4000E Edge-Triggered and Dual-Port RAM Capability," "Implementing FIFOs in XC4000E RAM," and "Synchronous and Asynchronous FIFO Designs." All three application notes apply to both XC4000E and XC4000X RAM.

Table 3: Supported RAM Modes

	16 x 1	16 x 2	32 x 1	Edge- Triggered Timing	Level- Sensitive Timing
Single-Port		√	√	1	V
Dual-Port				1	

RAM Configuration Options

The function generators in any CLB can be configured as RAM arrays in the following sizes:

- Two 16x1 RAMs: two data inputs and two data outputs with identical or, if preferred, different addressing for each RAM
- One 32x1 RAM: one data input and one data output.

One F or G function generator can be configured as a 16x1 RAM while the other function generators are used to implement any function of up to 5 inputs.

Additionally, the XC4000 Series RAM may have either of two timing modes:

- Edge-Triggered (Synchronous): data written by the designated edge of the CLB clock. WE acts as a true clock enable.
- Level-Sensitive (Asynchronous): an external WE signal acts as the write strobe.

The selected timing mode applies to both function generators within a CLB when both are configured as RAM.

The number of read ports is also programmable:

- Single Port: each function generator has a common read and write port
- Dual Port: both function generators are configured together as a single 16x1 dual-port RAM with one write port and two read ports. Simultaneous read and write operations to the same or different addresses are supported.

RAM configuration options are selected by placing the appropriate library symbol.

Choosing a RAM Configuration Mode

The appropriate choice of RAM mode for a given design should be based on timing and resource requirements, desired functionality, and the simplicity of the design process. Recommended usage is shown in Table 4.

The difference between level-sensitive, edge-triggered, and dual-port RAM is only in the write operation. Read operation and timing is identical for all modes of operation.

Table 4: RAM Mode Selection

	Level-Sens itive	Edge-Trigg ered	Dual-Port Edge-Trigg ered
Use for New Designs?	No	Yes	Yes
Size (16x1, Registered)	1/2 CLB	1/2 CLB	1 CLB
Simultaneous Read/Write	No	No	Yes
Relative Performance	Х	2X	2X (4X effective)

RAM Inputs and Outputs

The F1-F4 and G1-G4 inputs to the function generators act as address lines, selecting a particular memory cell in each look-up table.

The functionality of the CLB control signals changes when the function generators are configured as RAM. The DIN/H2, H1, and SR/H0 lines become the two data inputs (D0, D1) and the Write Enable (WE) input for the 16x2 memory. When the 32x1 configuration is selected, D1 acts as the fifth address bit and D0 is the data input.

The contents of the memory cell(s) being addressed are available at the F' and G' function-generator outputs. They can exit the CLB through its X and Y outputs, or can be captured in the CLB flip-flop(s).

Configuring the CLB function generators as Read/Write memory does not affect the functionality of the other por-



tions of the CLB, with the exception of the redefinition of the control signals. In 16x2 and 16x1 modes, the H' function generator can be used to implement Boolean functions of F', G', and D1, and the D flip-flops can latch the F', G', H', or D0 signals.

Single-Port Edge-Triggered Mode

Edge-triggered (synchronous) RAM simplifies timing requirements. XC4000 Series edge-triggered RAM timing operates like writing to a data register. Data and address are presented. The register is enabled for writing by a logic High on the write enable input, WE. Then a rising or falling clock edge loads the data into the register, as shown in Figure 3.




Figure 3: Edge-Triggered RAM Write Timing

Complex timing relationships between address, data, and write enable signals are not required, and the external write enable pulse becomes a simple clock enable. The active edge of WCLK latches the address, input data, and WE signals.

nals. An internal write pulse is generated that performs the write. See Figure 4 and Figure 5 for block diagrams of a CLB configured as 16x2 and 32x1 edge-triggered, single-port RAM.

The relationships between CLB pins and RAM inputs and outputs for single-port, edge-triggered mode are shown in Table 5.

The Write Clock input (WCLK) can be configured as active on either the rising edge (default) or the falling edge. It uses the same CLB pin (K) used to clock the CLB flip-flops, but it can be independently inverted. Consequently, the RAM output can optionally be registered within the same CLB either by the same clock edge as the RAM, or by the opposite edge of this clock. The sense of WCLK applies to both function generators in the CLB when both are configured as RAM.

The WE pin is active-High and is not invertible within the CLB.

Note: The pulse following the active edge of WCLK (T_{WPS} in Figure 3) must be less than one millisecond wide. For most applications, this requirement is not overly restrictive; however, it must not be forgotten. Stopping WCLK at this point in the write cycle could result in excessive current and even damage to the larger devices if many CLBs are configured as edge-triggered RAM.

Table 5: Single-Port Edge-Triggered RAM Signals

RAM Signal	CLB Pin	Function
D	D0 or D1 (16x2, 16x1), D0 (32x1)	Data In
A[3:0]	F1-F4 or G1-G4	Address
A[4]	D1 (32x1)	Address
WE	WE	Write Enable
WCLK	K	Clock
SPO	F' or G'	Single Port Out
(Data Out)		(Data Out)






Figure 4: 16x2 (or 16x1) Edge-Triggered Single-Port RAM




Figure 5: 32x1 Edge-Triggered Single-Port RAM (F and G addresses are identical)



Dual-Port Edge-Triggered Mode

In dual-port mode, both the F and G function generators are used to create a single 16x1 RAM array with one write port and two read ports. The resulting RAM array can be read and written simultaneously at two independent addresses. Simultaneous read and write operations at the same address are also supported.

Dual-port mode always has edge-triggered write timing, as shown in Figure 3.

Figure 6 shows a simple model of an XC4000 Series CLB configured as dual-port RAM. One address port, labeled A[3:0], supplies both the read and write address for the F function generator. This function generator behaves the same as a 16x1 single-port edge-triggered RAM array. The RAM output, Single Port Out (SPO), appears at the F function generator output. SPO, therefore, reflects the data at address A[3:0].

The other address port, labeled DPRA[3:0] for Dual Port Read Address, supplies the read address for the G function generator. The write address for the G function generator, however, comes from the address A[3:0]. The output from this 16x1 RAM array, Dual Port Out (DPO), appears at the G function generator output. DPO, therefore, reflects the data at address DPRA[3:0].

Therefore, by using A[3:0] for the write address and DPRA[3:0] for the read address, and reading only the DPO output, a FIFO that can read and write simultaneously is easily generated. Simultaneous access doubles the effective throughput of the FIFO.

The relationships between CLB pins and RAM inputs and outputs for dual-port, edge-triggered mode are shown in Table 6. See Figure 7 on page 18 for a block diagram of a CLB configured in this mode.




Figure 6: XC4000 Series Dual-Port RAM, Simple Model

Table 6: Dual-Port Edge-Triggered RAM Signals

RAM Signal	CLB Pin	Function
D	D0	Data In
A[3:0]	F1-F4	Read Address for F,
		Write Address for F and G
DPRA[3:0]	G1-G4	Read Address for G
WE	WE	Write Enable
WCLK	K	Clock
SPO	F'	Single Port Out
		(addressed by A[3:0])
DPO	G'	Dual Port Out
		(addressed by DPRA[3:0])

Note: The pulse following the active edge of WCLK (T_{WPS} in Figure 3) must be less than one millisecond wide. For most applications, this requirement is not overly restrictive; however, it must not be forgotten. Stopping WCLK at this point in the write cycle could result in excessive current and even damage to the larger devices if many CLBs are configured as edge-triggered RAM.

Single-Port Level-Sensitive Timing Mode

Note: Edge-triggered mode is recommended for all new designs. Level-sensitive mode, also called asynchronous mode, is still supported for XC4000 Series backward-compatibility with the XC4000 family.

Level-sensitive RAM timing is simple in concept but can be complicated in execution. Data and address signals are presented, then a positive pulse on the write enable pin (WE) performs a write into the RAM at the designated address. As indicated by the "level-sensitive" label, this RAM acts like a latch. During the WE High pulse, changing the data lines results in new data written to the old address. Changing the address lines while WE is High results in spurious data written to the new address—and possibly at other addresses as well, as the address lines inevitably do not all change simultaneously.

The user must generate a carefully timed WE signal. The delay on the WE signal and the address lines must be carefully verified to ensure that WE does not become active until after the address lines have settled, and that WE goes inactive before the address lines change again. The data must be stable before and after the falling edge of WE.

In practical terms, WE is usually generated by a 2X clock. If a 2X clock is not available, the falling edge of the system clock can be used. However, there are inherent risks in this approach, since the WE pulse must be guaranteed inactive before the next rising edge of the system clock. Several older application notes are available from Xilinx that discuss the design of level-sensitive RAMs. These application notes include XAPP031, "Using the XC4000 RAM Capability," and XAPP042, "High-Speed RAM Design in XC4000." However, the edge-triggered RAM available in the XC4000 Series is superior to level-sensitive RAM for almost every application.






Figure 7: 16x1 Edge-Triggered Dual-Port RAM

Figure 8 shows the write timing for level-sensitive, single-port RAM.

The relationships between CLB pins and RAM inputs and outputs for single-port level-sensitive mode are shown in Table 7.

Figure 9 and Figure 10 show block diagrams of a CLB configured as 16x2 and 32x1 level-sensitive, single-port RAM.

Initializing RAM at Configuration

Both RAM and ROM implementations of the XC4000 Series devices are initialized during configuration. The initial contents are defined via an INIT attribute or property

attached to the RAM or ROM symbol, as described in the schematic library guide. If not defined, all RAM contents are initialized to all zeros, by default.

RAM initialization occurs only during configuration. The RAM content is not affected by Global Set/Reset.

Table 7: Single-Port Level-Sensitive RAM Signals

RAM Signal	CLB Pin	Function
D	D0 or D1	Data In
A[3:0]	F1-F4 or G1-G4	Address
WE	WE	Write Enable
0	F' or G'	Data Out




Figure 8: Level-Sensitive RAM Write Timing






Figure 9: 16x2 (or 16x1) Level-Sensitive Single-Port RAM




Figure 10: 32x1 Level-Sensitive Single-Port RAM (F and G addresses are identical)



Fast Carry Logic

Each CLB F and G function generator contains dedicated arithmetic logic for the fast generation of carry and borrow signals. This extra output is passed on to the function generator in the adjacent CLB. The carry chain is independent of normal routing resources.

Dedicated fast carry logic greatly increases the efficiency and performance of adders, subtractors, accumulators, comparators and counters. It also opens the door to many new applications involving arithmetic operation, where the previous generations of FPGAs were not fast enough or too inefficient. High-speed address offset calculations in microprocessor or graphics systems, and high-speed addition in digital signal processing are two typical applications.

The two 4-input function generators can be configured as a 2-bit adder with built-in hidden carry that can be expanded to any length. This dedicated carry circuitry is so fast and efficient that conventional speed-up methods like carry generate/propagate are meaningless even at the 16-bit level, and of marginal benefit at the 32-bit level.

This fast carry logic is one of the more significant features of the XC4000 Series, speeding up arithmetic and counting into the 70 MHz range.

The carry chain in XC4000E devices can run either up or down. At the top and bottom of the columns where there are no CLBs above or below, the carry is propagated to the right. (See Figure 11.) In order to improve speed in the high-capacity XC4000X devices, which can potentially have very long carry chains, the carry chain travels upward only, as shown in Figure 12. Additionally, standard interconnect can be used to route a carry signal in the downward direction.

Figure 13 on page 21 shows an XC4000E CLB with dedicated fast carry logic. The carry logic in the XC4000X is similar, except that COUT exits at the top only, and the signal CINDOWN does not exist. As shown in Figure 13, the carry logic shares operand and control inputs with the function generators. The carry outputs connect to the function generators, where they are combined with the operands to form the sums.

Figure 14 on page 22 shows the details of the carry logic for the XC4000E. This diagram shows the contents of the box labeled "CARRY LOGIC" in Figure 13. The XC4000X carry logic is very similar, but a multiplexer on the pass-through carry chain has been eliminated to reduce delay. Additionally, in the XC4000X the multiplexer on the G4 path has a memory-programmable 0 input, which permits G4 to directly connect to COUT. G4 thus becomes an additional high-speed initialization path for carry-in.

The dedicated carry logic is discussed in detail in Xilinx document XAPP 013: "Using the Dedicated Carry Logic in

XC4000." This discussion also applies to XC4000E devices, and to XC4000X devices when the minor logic changes are taken into account.

The fast carry logic can be accessed by placing special library symbols, or by using Xilinx Relationally Placed Macros (RPMs) that already include these symbols.




Figure 11: Available XC4000E Carry Propagation Paths




Figure 12: Available XC4000X Carry Propagation Paths (dotted lines use general interconnect)






Figure 13: Fast Carry Logic in XC4000E CLB (shaded area not present in XC4000X)






Figure 14: Detail of XC4000E Dedicated Carry Logic

Input/Output Blocks (IOBs)

User-configurable input/output blocks (IOBs) provide the interface between external package pins and the internal logic. Each IOB controls one package pin and can be configured for input, output, or bidirectional signals.

Figure 15 shows a simplified block diagram of the XC4000E IOB. A more complete diagram which includes the boundary scan logic of the XC4000E IOB can be found in Figure 40 on page 45, in the "Boundary Scan" section.

The XC4000X IOB contains some special features not included in the XC4000E IOB. These features are highlighted in a simplified block diagram found in Figure 16, and discussed throughout this section. When XC4000X special features are discussed, they are clearly identified in the text. Any feature not so identified is present in both XC4000E and XC4000X devices.

IOB Input Signals

Two paths, labeled I1 and I2 in Figure 15 and Figure 16, bring input signals into the array. Inputs also connect to an input register that can be programmed as either an edge-triggered flip-flop or a level-sensitive latch.

The choice is made by placing the appropriate library symbol. For example, IFD is the basic input flip-flop (rising edge triggered), and ILD is the basic input latch (transparent-High). Variations with inverted clocks are available, and some combinations of latches and flip-flops can be implemented in a single IOB, as described in the *XACT Libraries Guide*.

The XC4000E inputs can be globally configured for either TTL (1.2V) or 5.0 volt CMOS thresholds, using an option in the bitstream generation software. There is a slight input hysteresis of about 300mV. The XC4000E output levels are also configurable; the two global adjustments of input threshold and output level are independent.

Inputs on the XC4000XL are TTL compatible and 3.3V CMOS compatible. Outputs on the XC4000XL are pulled to the 3.3V positive supply.

The inputs of XC4000 Series 5-Volt devices can be driven by the outputs of any 3.3-Volt device, if the 5-Volt inputs are in TTL mode.

Supported sources for XC4000 Series device inputs are shown in Table 8.






Figure 15: Simplified Block Diagram of XC4000E IOB




Figure 16: Simplified Block Diagram of XC4000X IOB (shaded areas indicate differences from XC4000E)



Table 8: Supported Sources for XC4000 Series Device Inputs

	XC4000E/EX Series Inputs		XC4000XL Series Inputs
Source	5 V, TTL	5 V, CMOS	3.3 V CMOS
Any device, Vcc = 3.3 V, CMOS outputs	1	Havali	√
XC4000 Series, Vcc = 5 V, TTL outputs	1	Unreli -able Data	√
Any device, Vcc = 5 V, TTL outputs (Voh ≤ 3.7 V)	1	Data	√
Any device, Vcc = 5 V, CMOS outputs	1	1	√

XC4000XL 5-Volt Tolerant I/Os

The I/Os on the XC4000XL are fully 5-volt tolerant even though the V_{CC} is 3.3 volts. This allows 5 V signals to directly connect to the XC4000XL inputs without damage, as shown in Table 8. In addition, the 3.3 volt V_{CC} can be applied before or after 5 volt signals are applied to the I/Os. This makes the XC4000XL immune to power supply sequencing problems.

Registered Inputs

The I1 and I2 signals that exit the block can each carry either the direct or registered input signal.

The input and output storage elements in each IOB have a common clock enable input, which, through configuration, can be activated individually for the input or output flip-flop, or both. This clock enable operates exactly like the EC pin on the XC4000 Series CLB. It cannot be inverted within the IOB.

The storage element behavior is shown in Table 9.

Table 9: Input Register Functionality (active rising edge is shown)

Mode	Clock	Clock Enable	D	Q
Power-Up or GSR	Х	Х	Х	SR
Flip-Flop		1*	D	D
	0	Х	Х	Q
Latch	1	1*	Х	Q
	0	1*	D	D
Both	Х	0	Х	Q

Legend:

X Don't care
Rising edge

SR Set or Reset value. Reset is default.

1* Input is Low or unconnected (default value)

1 Input is High or unconnected (default value)

Optional Delay Guarantees Zero Hold Time

The data input to the register can optionally be delayed by several nanoseconds. With the delay enabled, the setup time of the input flip-flop is increased so that normal clock routing does not result in a positive hold-time requirement. A positive hold time requirement can lead to unreliable, temperature- or processing-dependent operation.

The input flip-flop setup time is defined between the data measured at the device I/O pin and the clock input at the IOB (not at the clock pin). Any routing delay from the device clock pin to the clock input of the IOB must, therefore, be subtracted from this setup time to arrive at the real setup time requirement relative to the device pins. A short specified setup time might, therefore, result in a negative setup time at the device pins, i.e., a positive hold-time requirement.

When a delay is inserted on the data line, more clock delay can be tolerated without causing a positive hold-time requirement. Sufficient delay eliminates the possibility of a data hold-time requirement at the external pin. The maximum delay is therefore inserted as the default.

The XC4000E IOB has a one-tap delay element: either the delay is inserted (default), or it is not. The delay guarantees a zero hold time with respect to clocks routed through any of the XC4000E global clock buffers. (See "Global Nets and Buffers (XC4000E only)" on page 37 for a description of the global clock buffers in the XC4000E.) For a shorter input register setup time, with non-zero hold, attach a NODELAY attribute or property to the flip-flop.

The XC4000X IOB has a two-tap delay element, with choices of a full delay, a partial delay, or no delay. The attributes or properties used to select the desired delay are shown in Table 10. The choices are no added attribute, MEDDELAY, and NODELAY. The default setting, with no added attribute, ensures no hold time with respect to any of the XC4000X clock buffers, including the Global Low-Skew buffers. MEDDELAY ensures no hold time with respect to the Global Early buffers. Inputs with NODELAY may have a positive hold time with respect to all clock buffers. For a description of each of these buffers, see "Global Nets and Buffers (XC4000X only)" on page 39.

Table 10: XC4000X IOB Input Delay Element

Value	When to Use
full delay (default, no attribute added)	Zero Hold with respect to Global Low-Skew Buffer, Global Early Buffer
MEDDELAY	Zero Hold with respect to Global Early Buffer
NODELAY	Short Setup, positive Hold time



Additional Input Latch for Fast Capture (XC4000X only)

The XC4000X IOB has an additional optional latch on the input. This latch, as shown in Figure 16, is clocked by the output clock — the clock used for the output flip-flop — rather than the input clock. Therefore, two different clocks can be used to clock the two input storage elements. This additional latch allows the very fast capture of input data, which is then synchronized to the internal clock by the IOB flip-flop or latch.

To use this Fast Capture technique, drive the output clock pin (the Fast Capture latching signal) from the output of one of the Global Early buffers supplied in the XC4000X. The second storage element should be clocked by a Global Low-Skew buffer, to synchronize the incoming data to the internal logic. (See Figure 17.) These special buffers are described in "Global Nets and Buffers (XC4000X only)" on page 39.

The Fast Capture latch (FCL) is designed primarily for use with a Global Early buffer. For Fast Capture, a single clock signal is routed through both a Global Early buffer and a Global Low-Skew buffer. (The two buffers share an input pad.) The Fast Capture latch is clocked by the Global Early buffer, and the standard IOB flip-flop or latch is clocked by the Global Low-Skew buffer. This mode is the safest way to use the Fast Capture latch, because the clock buffers on both storage elements are driven by the same pad. There is no external skew between clock pads to create potential problems.

To place the Fast Capture latch in a design, use one of the special library symbols, ILFFX or ILFLX. ILFFX is a transparent-Low Fast Capture latch followed by an active-High input flip-flop. ILFLX is a transparent-Low Fast Capture latch followed by a transparent-High input latch. Any of the clock inputs can be inverted before driving the library element, and the inverter is absorbed into the IOB. If a single BUFG output is used to drive both clock inputs, the software automatically runs the clock through both a Global Low-Skew buffer and a Global Early buffer, and clocks the Fast Capture latch appropriately.

Figure 16 on page 23 also shows a two-tap delay on the input. By default, if the Fast Capture latch is used, the Xilinx software assumes a Global Early buffer is driving the clock, and selects MEDDELAY to ensure a zero hold time. Select




Figure 17: Examples Using XC4000X FCL

the desired delay based on the discussion in the previous subsection.

IOB Output Signals

Output signals can be optionally inverted within the IOB, and can pass directly to the pad or be stored in an edge-triggered flip-flop. The functionality of this flip-flop is shown in Table 11.

An active-High 3-state signal can be used to place the output buffer in a high-impedance state, implementing 3-state outputs or bidirectional I/O. Under configuration control, the output (OUT) and output 3-state (T) signals can be inverted. The polarity of these signals is independently configured for each IOB.

The 4-mA maximum output current specification of many FPGAs often forces the user to add external buffers, which are especially cumbersome on bidirectional I/O lines. The XC4000E and XC4000EX/XL devices solve many of these problems by providing a guaranteed output sink current of 12 mA. Two adjacent outputs can be interconnected externally to sink up to 24 mA. The XC4000E and XC4000EX/XL FPGAs can thus directly drive buses on a printed circuit board.

By default, the output pull-up structure is configured as a TTL-like totem-pole. The High driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below Vcc. Alternatively, the outputs can be globally configured as CMOS drivers, with p-channel pull-up transistors pulling to Vcc. This option, applied using the bitstream generation software, applies to all outputs on the device. It is not individually programmable. In the XC4000XL, all outputs are pulled to the positive supply rail.

Table 11: Output Flip-Flop Functionality (active rising edge is shown)

Mode	Clock	Clock Enable	Т	D	Q
Power-Up or GSR	Х	Х	0*	Х	SR
	Х	0	0*	Х	Q
Flip-Flop	_/_	1*	0*	D	D
	Х	Х	1	Х	Z
	0	Х	0*	Х	Q

Legend:

X Don't care
Rising edge

SR Set or Reset value. Reset is default.

0* Input is Low or unconnected (default value)
1* Input is High or unconnected (default value)

Z 3-state



Any XC4000 Series 5-Volt device with its outputs configured in TTL mode can drive the inputs of any typical 3.3-Volt device. (For a detailed discussion of how to interface between 5 V and 3.3 V devices, see the 3V Products section of *The Programmable Logic Data Book.*)

Supported destinations for XC4000 Series device outputs are shown in Table 12.

An output can be configured as open-drain (open-collector) by placing an OBUFT symbol in a schematic or HDL code, then tying the 3-state pin (T) to the output signal, and the input pin (I) to Ground. (See Figure 18.)

Table 12: Supported Destinations for XC4000 Series Outputs

	XC4000 Series Outputs		
Destination	3.3 V, CMOS	5 V, TTL	5 V, CMOS
Any typical device, Vcc = 3.3 V, CMOS-threshold inputs	1	1	some ¹
Any device, Vcc = 5 V, TTL-threshold inputs	1	1	√
Any device, Vcc = 5 V, CMOS-threshold inputs	Unreliable √ Data		√

1. Only if destination device has 5-V tolerant inputs




Figure 18: Open-Drain Output

Output Slew Rate

The slew rate of each output buffer is, by default, reduced, to minimize power bus transients when switching non-critical signals. For critical signals, attach a FAST attribute or property to the output buffer or flip-flop.

For XC4000E devices, maximum total capacitive load for simultaneous fast mode switching in the same direction is 200 pF for all package pins between each Power/Ground pin pair. For XC4000X devices, additional internal

Power/Ground pin pairs are connected to special Power and Ground planes within the packages, to reduce ground bounce. Therefore, the maximum total capacitive load is 300 pF between each external Power/Ground pin pair. Maximum loading may vary for the low-voltage devices.

For slew-rate limited outputs this total is two times larger for each device type: 400 pF for XC4000E devices and 600 pF for XC4000X devices. This maximum capacitive load should not be exceeded, as it can result in ground bounce of greater than 1.5 V amplitude and more than 5 ns duration. This level of ground bounce may cause undesired transient behavior on an output, or in the internal logic. This restriction is common to all high-speed digital ICs, and is not particular to Xilinx or the XC4000 Series.

XC4000 Series devices have a feature called "Soft Start-up," designed to reduce ground bounce when all outputs are turned on simultaneously at the end of configuration. When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. Immediately following the initial activation of the I/O, the slew rate of the individual outputs is determined by the individual configuration option for each IOB.

Global Three-State

A separate Global 3-State line (not shown in Figure 15 or Figure 16) forces all FPGA outputs to the high-impedance state, unless boundary scan is enabled and is executing an EXTEST instruction. This global net (GTS) does not compete with other routing resources; it uses a dedicated distribution network.

GTS can be driven from any user-programmable pin as a global 3-state input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GTS pin of the STARTUP symbol. A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global 3-State signal. Using GTS is similar to GSR. See Figure 2 on page 13 for details.

Alternatively, GTS can be driven from any internal node.



Output Multiplexer/2-Input Function Generator (XC4000X only)

As shown in Figure 16 on page 23, the output path in the XC4000X IOB contains an additional multiplexer not available in the XC4000E IOB. The multiplexer can also be configured as a 2-input function generator, implementing a pass-gate, AND-gate, OR-gate, or XOR-gate, with 0, 1, or 2 inverted inputs. The logic used to implement these functions is shown in the upper gray area of Figure 16.

When configured as a multiplexer, this feature allows two output signals to time-share the same output pad; effectively doubling the number of device outputs without requiring a larger, more expensive package.

When the MUX is configured as a 2-input function generator, logic can be implemented within the IOB itself. Combined with a Global Early buffer, this arrangement allows very high-speed gating of a single signal. For example, a wide decoder can be implemented in CLBs, and its output gated with a Read or Write Strobe Driven by a BUFGE buffer, as shown in Figure 19. The critical-path pin-to-pin delay of this circuit is less than 6 nanoseconds.

As shown in Figure 16, the IOB input pins Out, Output Clock, and Clock Enable have different delays and different flexibilities regarding polarity. Additionally, Output Clock sources are more limited than the other inputs. Therefore, the Xilinx software does not move logic into the IOB function generators unless explicitly directed to do so.

The user can specify that the IOB function generator be used, by placing special library symbols beginning with the letter "O." For example, a 2-input AND-gate in the IOB function generator is called OAND2. Use the symbol input pin labelled "F" for the signal on the critical path. This signal is placed on the OK pin — the IOB input with the shortest delay to the function generator. Two examples are shown in Figure 20.




Figure 19: Fast Pin-to-Pin Path in XC4000X



Figure 20: AND & MUX Symbols in XC4000X IOB

Other IOB Options

There are a number of other programmable options in the XC4000 Series IOB.

Pull-up and Pull-down Resistors

Programmable pull-up and pull-down resistors are useful for tying unused pins to Vcc or Ground to minimize power consumption and reduce noise sensitivity. The configurable pull-up resistor is a p-channel transistor that pulls to Vcc. The configurable pull-down resistor is an n-channel transistor that pulls to Ground.

The value of these resistors is 50 k Ω – 100 k Ω . This high value makes them unsuitable as wired-AND pull-up resistors.

The pull-up resistors for most user-programmable IOBs are active during the configuration process. See Table 22 on page 60 for a list of pins with pull-ups active before and during configuration.

After configuration, voltage levels of unused pads, bonded or unbonded, must be valid logic levels, to reduce noise sensitivity and avoid excess current. Therefore, by default, unused pads are configured with the internal pull-up resistor active. Alternatively, they can be individually configured with the pull-down resistor, or as a driven output, or to be driven by an external source. To activate the internal pull-up, attach the PULLUP library component to the net attached to the pad. To activate the internal pull-down, attach the PULLDOWN library component to the net attached to the pad.

Independent Clocks

Separate clock signals are provided for the input and output flip-flops. The clock can be independently inverted for each flip-flop within the IOB, generating either falling-edge or rising-edge triggered flip-flops. The clock inputs for each IOB are independent, except that in the XC4000X, the Fast Capture latch shares an IOB input with the output clock pin.

Early Clock for IOBs (XC4000X only)

Special early clocks are available for IOBs. These clocks are sourced by the same sources as the Global Low-Skew buffers, but are separately buffered. They have fewer loads and therefore less delay. The early clock can drive either the IOB output clock or the IOB input clock, or both. The early clock allows fast capture of input data, and fast clock-to-output on output data. The Global Early buffers that drive these clocks are described in "Global Nets and Buffers (XC4000X only)" on page 39.

Global Set/Reset

As with the CLB registers, the Global Set/Reset signal (GSR) can be used to set or clear the input and output registers, depending on the value of the INIT attribute or property. The two flip-flops can be individually configured to set



or clear on reset and after configuration. Other than the global GSR net, no user-controlled set/reset signal is available to the I/O flip-flops. The choice of set or clear applies to both the initial state of the flip-flop and the response to the Global Set/Reset pulse. See "Global Set/Reset" on page 13 for a description of how to use GSR.

JTAG Support

Embedded logic attached to the IOBs contains test structures compatible with IEEE Standard 1149.1 for boundary scan testing, permitting easy chip and board-level testing. More information is provided in "Boundary Scan" on page 44.

Three-State Buffers

A pair of 3-state buffers is associated with each CLB in the array. (See Figure 27 on page 32.) These 3-state buffers can be used to drive signals onto the nearest horizontal longlines above and below the CLB. They can therefore be used to implement multiplexed or bidirectional buses on the horizontal longlines, saving logic resources. Programmable pull-up resistors attached to these longlines help to implement a wide wired-AND function.

The buffer enable is an active-High 3-state (i.e. an active-Low enable), as shown in Table 13.

Another 3-state buffer with similar access is located near each I/O block along the right and left edges of the array. (See Figure 33 on page 36.)

The horizontal longlines driven by the 3-state buffers have a weak keeper at each end. This circuit prevents undefined floating levels. However, it is overridden by any driver, even a pull-up resistor.

Special longlines running along the perimeter of the array can be used to wire-AND signals coming from nearby IOBs or from internal longlines. These longlines form the wide edge decoders discussed in "Wide Edge Decoders" on page 29.

Three-State Buffer Modes

The 3-state buffers can be configured in three modes:

- · Standard 3-state buffer
- Wired-AND with input on the I pin
- Wired OR-AND

Standard 3-State Buffer

All three pins are used. Place the library element BUFT. Connect the input to the I pin and the output to the O pin. The T pin is an active-High 3-state (i.e. an active-Low enable). Tie the T pin to Ground to implement a standard buffer.

Wired-AND with Input on the I Pin

The buffer can be used as a Wired-AND. Use the WAND1 library symbol, which is essentially an open-drain buffer. WAND4, WAND8, and WAND16 are also available. See the *XACT Libraries Guide* for further information.

The T pin is internally tied to the I pin. Connect the input to the I pin and the output to the O pin. Connect the outputs of all the WAND1s together and attach a PULLUP symbol.

Wired OR-AND

The buffer can be configured as a Wired OR-AND. A High level on either input turns off the output. Use the WOR2AND library symbol, which is essentially an open-drain 2-input OR gate. The two input pins are functionally equivalent. Attach the two inputs to the I0 and I1 pins and tie the output to the O pin. Tie the outputs of all the WOR2ANDs together and attach a PULLUP symbol.

Three-State Buffer Examples

Figure 21 shows how to use the 3-state buffers to implement a wired-AND function. When all the buffer inputs are High, the pull-up resistor(s) provide the High output.

Figure 22 shows how to use the 3-state buffers to implement a multiplexer. The selection is accomplished by the buffer 3-state signal.

Pay particular attention to the polarity of the T pin when using these buffers in a design. Active-High 3-state (T) is identical to an active-Low output enable, as shown in Table 13

Table 13: Three-State Buffer Functionality

IN	Т	OUT
X	1	Z
IN	0	IN




Figure 21: Open-Drain Buffers Implement a Wired-AND Function






Figure 22: 3-State Buffers Implement a Multiplexer

Wide Edge Decoders

Dedicated decoder circuitry boosts the performance of wide decoding functions. When the address or data field is wider than the function generator inputs, FPGAs need multi-level decoding and are thus slower than PALs. XC4000 Series CLBs have nine inputs. Any decoder of up to nine inputs is, therefore, compact and fast. However, there is also a need for much wider decoders, especially for address decoding in large microprocessor systems.

An XC4000 Series FPGA has four programmable decoders located on each edge of the device. The inputs to each decoder are any of the IOB I1 signals on that edge plus one local interconnect per CLB row or column. Each row or column of CLBs provides up to three variables or their compliments., as shown in Figure 23. Each decoder generates a High output (resistor pull-up) when the AND condition of the selected inputs, or their complements, is true. This is analogous to a product term in typical PAL devices.

Each of these wired-AND gates is capable of accepting up to 42 inputs on the XC4005E and 72 on the XC4013E. There are up to 96 inputs for each decoder on the XC4028X and 132 on the XC4052X. The decoders may also be split in two when a larger number of narrower decoders are required, for a maximum of 32 decoders per device.

The decoder outputs can drive CLB inputs, so they can be combined with other logic to form a PAL-like AND/OR structure. The decoder outputs can also be routed directly to the chip outputs. For fastest speed, the output should be on the same chip edge as the decoder. Very large PALs can be emulated by ORing the decoder outputs in a CLB. This decoding feature covers what has long been considered a weakness of older FPGAs. Users often resorted to external PALs for simple but fast decoding functions. Now, the dedicated decoders in the XC4000 Series device can implement these functions fast and efficiently.

To use the wide edge decoders, place one or more of the WAND library symbols (WAND1, WAND4, WAND8, WAND16). Attach a DECODE attribute or property to each WAND symbol. Tie the outputs together and attach a PUL-

LUP symbol. Location attributes or properties such as L (left edge) or TR (right half of top edge) should also be used to ensure the correct placement of the decoder inputs.




Figure 23: XC4000 Series Edge Decoding Example




Figure 24: XC4000 Series Oscillator Symbol

On-Chip Oscillator

XC4000 Series devices include an internal oscillator. This oscillator is used to clock the power-on time-out, for configuration memory clearing, and as the source of CCLK in Master configuration modes. The oscillator runs at a nominal 8 MHz frequency that varies with process, Vcc, and temperature. The output frequency falls between 4 and 10 MHz.



The oscillator output is optionally available after configuration. Any two of four resynchronized taps of a built-in divider are also available. These taps are at the fourth, ninth, fourteenth and nineteenth bits of the divider. Therefore, if the primary oscillator output is running at the nominal 8 MHz, the user has access to an 8 MHz clock, plus any two of 500 kHz, 16kHz, 490Hz and 15Hz (up to 10% lower for low-voltage devices). These frequencies can vary by as much as -50% or +25%.

These signals can be accessed by placing the OSC4 library element in a schematic or in HDL code (see Figure 24).

The oscillator is automatically disabled after configuration if the OSC4 symbol is not used in the design.

Programmable Interconnect

All internal connections are composed of metal segments with programmable switching points and switching matrices to implement the desired routing. A structured, hierarchical matrix of routing resources is provided to achieve efficient automated routing.

The XC4000E and XC4000X share a basic interconnect structure. XC4000X devices, however, have additional routing not available in the XC4000E. The extra routing resources allow high utilization in high-capacity devices. All XC4000X-specific routing resources are clearly identified throughout this section. Any resources not identified as XC4000X-specific are present in all XC4000 Series devices.

This section describes the varied routing resources available in XC4000 Series devices. The implementation software automatically assigns the appropriate resources based on the density and timing requirements of the design.

Interconnect Overview

There are several types of interconnect.

- CLB routing is associated with each row and column of the CLB array.
- IOB routing forms a ring (called a VersaRing) around the outside of the CLB array. It connects the I/O with the internal logic blocks.

 Global routing consists of dedicated networks primarily designed to distribute clocks throughout the device with minimum delay and skew. Global routing can also be used for other high-fanout signals.

Five interconnect types are distinguished by the relative length of their segments: single-length lines, double-length lines, quad and octal lines (XC4000X only), and longlines. In the XC4000X, direct connects allow fast data flow between adjacent CLBs, and between IOBs and CLBs.

Extra routing is included in the IOB pad ring. The XC4000X also includes a ring of octal interconnect lines near the IOBs to improve pin-swapping and routing to locked pins.

XC4000E/X devices include two types of global buffers. These global buffers have different properties, and are intended for different purposes. They are discussed in detail later in this section.

CLB Routing Connections

A high-level diagram of the routing resources associated with one CLB is shown in Figure 25. The shaded arrows represent routing present only in XC4000X devices.

Table 14 shows how much routing of each type is available in XC4000E and XC4000X CLB arrays. Clearly, very large designs, or designs with a great deal of interconnect, will route more easily in the XC4000X. Smaller XC4000E designs, typically requiring significantly less interconnect, do not require the additional routing.

Figure 27 on page 32 is a detailed diagram of both the XC4000E and the XC4000X CLB, with associated routing. The shaded square is the programmable switch matrix, present in both the XC4000E and the XC4000X. The L-shaped shaded area is present only in XC4000X devices. As shown in the figure, the XC4000X block is essentially an XC4000E block with additional routing.

CLB inputs and outputs are distributed on all four sides, providing maximum routing flexibility. In general, the entire architecture is symmetrical and regular. It is well suited to established placement and routing algorithms. Inputs, outputs, and function generators can freely swap positions within a CLB to avoid routing congestion during the placement and routing operation.






Figure 25: High-Level Routing Diagram of XC4000 Series CLB (shaded arrows indicate XC4000X only)

Table 14: Routing per CLB in XC4000 Series Devices

	XC4	1000E	XC4000X		
	Vertical	Horizontal	Vertical	Horizontal	
Singles	8	8	8	8	
Doubles	4	4	4	4	
Quads	0	0	12	12	
Longlines	6	6	10	6	
Direct	0	0	2	2	
Connects					
Globals	4	0	8	0	
Carry Logic	2	0	1	0	
Total	24	18	45	32	

Double Singles Double Singles Six Pass Transistors Per Switch Matrix Interconnect Point X6600

Figure 26: Programmable Switch Matrix (PSM)

Programmable Switch Matrices

The horizontal and vertical single- and double-length lines intersect at a box called a programmable switch matrix (PSM). Each switch matrix consists of programmable pass transistors used to establish connections between the lines (see Figure 26).

For example, a single-length signal entering on the right side of the switch matrix can be routed to a single-length line on the top, left, or bottom sides, or any combination thereof, if multiple branches are required. Similarly, a double-length signal can be routed to a double-length line on any or all of the other three edges of the programmable switch matrix.

Single-Length Lines

Single-length lines provide the greatest interconnect flexibility and offer fast routing between adjacent blocks. There are eight vertical and eight horizontal single-length lines associated with each CLB. These lines connect the switching matrices that are located in every row and a column of CLBs.

Single-length lines are connected by way of the programmable switch matrices, as shown in Figure 28. Routing connectivity is shown in Figure 27.

Single-length lines incur a delay whenever they go through a switching matrix. Therefore, they are not suitable for routing signals for long distances. They are normally used to conduct signals within a localized area and to provide the branching for nets with fanout greater than one.






Figure 27: Detail of Programmable Interconnect Associated with XC4000 Series CLB






Figure 28: Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)

Double-Length Lines

The double-length lines consist of a grid of metal segments, each twice as long as the single-length lines: they run past two CLBs before entering a switch matrix. Double-length lines are grouped in pairs with the switch matrices staggered, so that each line goes through a switch matrix at every other row or column of CLBs (see Figure 28).

There are four vertical and four horizontal double-length lines associated with each CLB. These lines provide faster signal routing over intermediate distances, while retaining routing flexibility. Double-length lines are connected by way of the programmable switch matrices. Routing connectivity is shown in Figure 27.

Quad Lines (XC4000X only)

XC4000X devices also include twelve vertical and twelve horizontal quad lines per CLB row and column. Quad lines are four times as long as the single-length lines. They are interconnected via buffered switch matrices (shown as diamonds in Figure 27 on page 32). Quad lines run past four CLBs before entering a buffered switch matrix. They are grouped in fours, with the buffered switch matrices staggered, so that each line goes through a buffered switch matrix at every fourth CLB location in that row or column. (See Figure 29.)

The buffered switch matrixes have four pins, one on each edge. All of the pins are bidirectional. Any pin can drive any or all of the other pins.

Each buffered switch matrix contains one buffer and six pass transistors. It resembles the programmable switch matrix shown in Figure 26, with the addition of a programmable buffer. There can be up to two independent inputs




Figure 29: Quad Lines (XC4000X only)

and up to two independent outputs. Only one of the independent inputs can be buffered.

The place and route software automatically uses the timing requirements of the design to determine whether or not a quad line signal should be buffered. A heavily loaded signal is typically buffered, while a lightly loaded one is not. One scenario is to alternate buffers and pass transistors. This allows both vertical and horizontal quad lines to be buffered at alternating buffered switch matrices.

Due to the buffered switch matrices, quad lines are very fast. They provide the fastest available method of routing heavily loaded signals for long distances across the device.

Longlines

Longlines form a grid of metal interconnect segments that run the entire length or width of the array. Longlines are intended for high fan-out, time-critical signal nets, or nets that are distributed over long distances. In XC4000X devices, quad lines are preferred for critical nets, because the buffered switch matrices make them faster for high fan-out nets.

Two horizontal longlines per CLB can be driven by 3-state or open-drain drivers (TBUFs). They can therefore implement unidirectional or bidirectional buses, wide multiplexers, or wired-AND functions. (See "Three-State Buffers" on page 28 for more details.)

Each horizontal longline driven by TBUFs has either two (XC4000E) or eight (XC4000X) pull-up resistors. To activate these resistors, attach a PULLUP symbol to the long-line net. The software automatically activates the appropriate number of pull-ups. There is also a weak keeper at each end of these two horizontal longlines. This



circuit prevents undefined floating levels. However, it is overridden by any driver, even a pull-up resistor.

Each XC4000E longline has a programmable splitter switch at its center, as does each XC4000X longline driven by TBUFs. This switch can separate the line into two independent routing channels, each running half the width or height of the array.

Each XC4000X longline not driven by TBUFs has a buffered programmable splitter switch at the 1/4, 1/2, and 3/4 points of the array. Due to the buffering, XC4000X longline performance does not deteriorate with the larger array sizes. If the longline is split, the resulting partial longlines are independent.

Routing connectivity of the longlines is shown in Figure 27 on page 32.

Direct Interconnect (XC4000X only)

The XC4000X offers two direct, efficient and fast connections between adjacent CLBs. These nets facilitate a data flow from the left to the right side of the device, or from the top to the bottom, as shown in Figure 30. Signals routed on the direct interconnect exhibit minimum interconnect propagation delay and use no general routing resources.

The direct interconnect is also present between CLBs and adjacent IOBs. Each IOB on the left and top device edges has a direct path to the nearest CLB. Each CLB on the right and bottom edges of the array has a direct path to the nearest two IOBs, since there are two IOBs for each row or column of CLBs.

The place and route software uses direct interconnect whenever possible, to maximize routing resources and minimize interconnect delays.




Figure 30: XC4000X Direct Interconnect

I/O Routing

XC4000 Series devices have additional routing around the IOB ring. This routing is called a VersaRing. The VersaRing facilitates pin-swapping and redesign without affecting board layout. Included are eight double-length lines spanning two CLBs (four IOBs), and four longlines. Global lines and Wide Edge Decoder lines are provided. XC4000X devices also include eight octal lines.

A high-level diagram of the VersaRing is shown in Figure 31. The shaded arrows represent routing present only in XC4000X devices.

Figure 33 on page 36 is a detailed diagram of the XC4000E and XC4000X VersaRing. The area shown includes two IOBs. There are two IOBs per CLB row or column, therefore this diagram corresponds to the CLB routing diagram shown in Figure 27 on page 32. The shaded areas represent routing and routing connections present only in XC4000X devices.

Octal I/O Routing (XC4000X only)

Between the XC4000X CLB array and the pad ring, eight interconnect tracks provide for versatility in pin assignment and fixed pinout flexibility. (See Figure 32 on page 35.)

These routing tracks are called octals, because they can be broken every eight CLBs (sixteen IOBs) by a programmable buffer that also functions as a splitter switch. The buffers are staggered, so each line goes through a buffer at every eighth CLB location around the device edge.

The octal lines bend around the corners of the device. The lines cross at the corners in such a way that the segment most recently buffered before the turn has the farthest distance to travel before the next buffer, as shown in Figure 32.






Figure 31: High-Level Routing Diagram of XC4000 Series VersaRing (Left Edge)
WED = Wide Edge Decoder, IOB = I/O Block (shaded arrows indicate XC4000X only)




Figure 32: XC4000X Octal I/O Routing






Figure 33: Detail of Programmable Interconnect Associated with XC4000 Series IOB (Left Edge)



IOB inputs and outputs interface with the octal lines via the single-length interconnect lines. Single-length lines are also used for communication between the octals and double-length lines, quads, and longlines within the CLB array.

Segmentation into buffered octals was found to be optimal for distributing signals over long distances around the device.

Global Nets and Buffers

Both the XC4000E and the XC4000X have dedicated global networks. These networks are designed to distribute clocks and other high fanout control signals throughout the devices with minimal skew. The global buffers are described in detail in the following sections. The text descriptions and diagrams are summarized in Table 15. The table shows which CLB and IOB clock pins can be sourced by which global buffers.

In both XC4000E and XC4000X devices, placement of a library symbol called BUFG results in the software choosing the appropriate clock buffer, based on the timing requirements of the design. The detailed information in these sections is included only for reference.

Global Nets and Buffers (XC4000E only)

Four vertical longlines in each CLB column are driven exclusively by special global buffers. These longlines are in addition to the vertical longlines used for standard interconnect. The four global lines can be driven by either of two types of global buffers. The clock pins of every CLB and IOB can also be sourced from local interconnect.

Two different types of clock buffers are available in the XC4000E:

- Primary Global Buffers (BUFGP)
- Secondary Global Buffers (BUFGS)

Four Primary Global buffers offer the shortest delay and negligible skew. Four Secondary Global buffers have slightly longer delay and slightly more skew due to potentially heavier loading, but offer greater flexibility when used to drive non-clock CLB inputs.

The Primary Global buffers must be driven by the semi-dedicated pads. The Secondary Global buffers can be sourced by either semi-dedicated pads or internal nets.

Each CLB column has four dedicated vertical Global lines. Each of these lines can be accessed by one particular Primary Global buffer, or by any of the Secondary Global buffers, as shown in Figure 34. Each corner of the device has one Primary buffer and one Secondary buffer.

IOBs along the left and right edges have four vertical global longlines. Top and bottom IOBs can be clocked from the global lines in the adjacent CLB column.

A global buffer should be specified for all timing-sensitive global signal distribution. To use a global buffer, place a BUFGP (primary buffer), BUFGS (secondary buffer), or BUFG (either primary or secondary buffer) element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=L attribute or property to a BUFGS symbol to direct that a buffer be placed in one of the two Secondary Global buffers on the left edge of the device, or a LOC=BL to indicate the Secondary Global buffer on the bottom edge of the device, on the left.

Table 15: Clock Pin Access

	XC4000E		XC4000X			Local
	BUFGP	BUFGS	BUFGLS	L & R BUFGE	T & B BUFGE	Inter- connect
All CLBs in Quadrant	1	V	1	1	√	1
All CLBs in Device	√	√	1			√
IOBs on Adjacent Vertical Half Edge	1	√	√	V	1	V
IOBs on Adjacent Vertical Full Edge	1	V	√	V		V
IOBs on Adjacent Horizontal Half Edge (Direct)				V		V
IOBs on Adjacent Horizontal Half Edge (through CLB globals)	V	V	V	√	V	V
IOBs on Adjacent Horizontal Full Edge (through CLB globals)	1	V	√			V

L = Left, R = Right, T = Top, B = Bottom






Figure 34: XC4000E Global Net Distribution




Figure 35: XC4000X Global Net Distribution



Global Nets and Buffers (XC4000X only)

Eight vertical longlines in each CLB column are driven by special global buffers. These longlines are in addition to the vertical longlines used for standard interconnect. The global lines are broken in the center of the array, to allow faster distribution and to minimize skew across the whole array. Each half-column global line has its own buffered multiplexer, as shown in Figure 35. The top and bottom global lines cannot be connected across the center of the device, as this connection might introduce unacceptable skew. The top and bottom halves of the global lines must be separately driven — although they can be driven by the same global buffer.

The eight global lines in each CLB column can be driven by either of two types of global buffers. They can also be driven by internal logic, because they can be accessed by single, double, and quad lines at the top, bottom, half, and quarter points. Consequently, the number of different clocks that can be used simultaneously in an XC4000X device is very large.

There are four global lines feeding the IOBs at the left edge of the device. IOBs along the right edge have eight global lines. There is a single global line along the top and bottom edges with access to the IOBs. All IOB global lines are broken at the center. They cannot be connected across the center of the device, as this connection might introduce unacceptable skew.

IOB global lines can be driven from two types of global buffers, or from local interconnect. Alternatively, top and bottom IOBs can be clocked from the global lines in the adjacent CLB column.

Two different types of clock buffers are available in the XC4000X:

- Global Low-Skew Buffers (BUFGLS)
- Global Early Buffers (BUFGE)

Global Low-Skew Buffers are the standard clock buffers. They should be used for most internal clocking, whenever a large portion of the device must be driven.

Global Early Buffers are designed to provide a faster clock access, but CLB access is limited to one-fourth of the device. They also facilitate a faster I/O interface.

Figure 35 is a conceptual diagram of the global net structure in the XC4000X.

Global Early buffers and Global Low-Skew buffers share a single pad. Therefore, the same IPAD symbol can drive one buffer of each type, in parallel. This configuration is particularly useful when using the Fast Capture latches, as described in "IOB Input Signals" on page 22. Paired Global Early and Global Low-Skew buffers share a common input; they cannot be driven by two different signals.

Choosing an XC4000X Clock Buffer

The clocking structure of the XC4000X provides a large variety of features. However, it can be simple to use, without understanding all the details. The software automatically handles clocks, along with all other routing, when the appropriate clock buffer is placed in the design. In fact, if a buffer symbol called BUFG is placed, rather than a specific type of buffer, the software even chooses the buffer most appropriate for the design. The detailed information in this section is provided for those users who want a finer level of control over their designs.

If fine control is desired, use the following summary and Table 15 on page 37 to choose an appropriate clock buffer.

- The simplest thing to do is to use a Global Low-Skew buffer.
- If a faster clock path is needed, try a BUFG. The software will first try to use a Global Low-Skew Buffer. If timing requirements are not met, a faster buffer will automatically be used.
- If a single quadrant of the chip is sufficient for the clocked logic, and the timing requires a faster clock than the Global Low-Skew buffer, use a Global Early buffer.

Global Low-Skew Buffers

Each corner of the XC4000X device has two Global Low-Skew buffers. Any of the eight Global Low-Skew buffers can drive any of the eight vertical Global lines in a column of CLBs. In addition, any of the buffers can drive any of the four vertical lines accessing the IOBs on the left edge of the device, and any of the eight vertical lines accessing the IOBs on the right edge of the device. (See Figure 36 on page 40.)

IOBs at the top and bottom edges of the device are accessed through the vertical Global lines in the CLB array, as in the XC4000E. Any Global Low-Skew buffer can, therefore, access every IOB and CLB in the device.

The Global Low-Skew buffers can be driven by either semi-dedicated pads or internal logic.

To use a Global Low-Skew buffer, instantiate a BUFGLS element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=T attribute or property to direct that a BUFGLS be placed in one of the two Global Low-Skew buffers on the top edge of the device, or a LOC=TR to indicate the Global Low-Skew buffer on the top edge of the device, on the right.




Figure 36: Any BUFGLS (GCK1 - GCK8) Can Drive Any or All Clock Inputs on the Device

Global Early Buffers

Each corner of the XC4000X device has two Global Early buffers. The primary purpose of the Global Early buffers is to provide an earlier clock access than the potentially heavily-loaded Global Low-Skew buffers. A clock source applied to both buffers will result in the Global Early clock edge occurring several nanoseconds earlier than the Global Low-Skew buffer clock edge, due to the lighter loading.

Global Early buffers also facilitate the fast capture of device inputs, using the Fast Capture latches described in "IOB Input Signals" on page 22. For Fast Capture, take a single clock signal, and route it through both a Global Early buffer and a Global Low-Skew buffer. (The two buffers share an input pad.) Use the Global Early buffer to clock the Fast Capture latch, and the Global Low-Skew buffer to clock the normal input flip-flop or latch, as shown in Figure 17 on page 25.

The Global Early buffers can also be used to provide a fast Clock-to-Out on device output pins. However, an early clock in the output flip-flop IOB must be taken into consideration when calculating the internal clock speed for the design.

The Global Early buffers at the left and right edges of the chip have slightly different capabilities than the ones at the top and bottom. Refer to Figure 37, Figure 38, and Figure 35 on page 38 while reading the following explanation.

Each Global Early buffer can access the eight vertical Global lines for all CLBs in the quadrant. Therefore, only one-fourth of the CLB clock pins can be accessed. This restriction is in large part responsible for the faster speed of the buffers, relative to the Global Low-Skew buffers.




Figure 37: Left and Right BUFGEs Can Drive Any or All Clock Inputs in Same Quadrant or Edge (GCK1 is shown. GCK2, GCK5 and GCK6 are similar.)

The left-side Global Early buffers can each drive two of the four vertical lines accessing the IOBs on the entire left edge of the device. The right-side Global Early buffers can each drive two of the eight vertical lines accessing the IOBs on the entire right edge of the device. (See Figure 37.)

Each left and right Global Early buffer can also drive half of the IOBs along either the top or bottom edge of the device, using a dedicated line that can only be accessed through the Global Early buffers.

The top and bottom Global Early buffers can drive half of the IOBs along either the left or right edge of the device, as shown in Figure 38. They can only access the top and bottom IOBs via the CLB global lines.




Figure 38: Top and Bottom BUFGEs Can Drive Any or All Clock Inputs in Same Quadrant (GCK8 is shown. GCK3, GCK4 and GCK7 are similar.)



The top and bottom Global Early buffers are about 1 ns slower clock to out than the left and right Global Early buffers

The Global Early buffers can be driven by either semi-dedicated pads or internal logic. They share pads with the Global Low-Skew buffers, so a single net can drive both global buffers, as described above.

To use a Global Early buffer, place a BUFGE element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=T attribute or property to direct that a BUFGE be placed in one of the two Global Early buffers on the top edge of the device, or a LOC=TR to indicate the Global Early buffer on the top edge of the device, on the right.

Power Distribution

Power for the FPGA is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the FPGA, a dedicated Vcc and Ground ring surrounding the logic array provides power to the I/O drivers, as shown in Figure 39. An independent matrix of Vcc and Ground lines supplies the interior logic of the device.

This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately decoupled. Typically, a 0.1 μF capacitor connected between each Vcc pin and the board's Ground plane will provide adequate decoupling.

Output buffers capable of driving/sinking the specified 12 mA loads under specified worst-case conditions may be capable of driving/sinking up to 10 times as much current under best case conditions.

Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the Ground pads. The I/O Block output buffers have a slew-rate limited mode (default) which should be used where output rise and fall times are not speed-critical.




Figure 39: XC4000 Series Power Distribution

Pin Descriptions

There are three types of pins in the XC4000 Series devices:

- · Permanently dedicated pins
- User I/O pins that can have special functions
- Unrestricted user-programmable I/O pins.

Before and during configuration, all outputs not used for the configuration process are 3-stated with a 50 k Ω - 100 k Ω pull-up resistor.

After configuration, if an IOB is unused it is configured as an input with a 50 k Ω - 100 k Ω pull-up resistor.

XC4000 Series devices have no dedicated Reset input. Any user I/O can be configured to drive the Global Set/Reset net, GSR. See "Global Set/Reset" on page 13 for more information on GSR.

XC4000 Series devices have no Powerdown control input, as the XC3000 and XC2000 families do. The XC3000/XC2000 Powerdown control also 3-stated all of the device

I/O pins. For XC4000 Series devices, use the global 3-state net, GTS, instead. This net 3-states all outputs, but does not place the device in low-power mode. See "IOB Output Signals" on page 25 for more information on GTS.

Device pins for XC4000 Series devices are described in Table 16. Pin functions during configuration for each of the seven configuration modes are summarized in Table 22 on page 60, in the "Configuration Timing" section.



Table 16: Pin Descriptions

	I/O During	I/O After	
Pin Name	Config.	Config.	Pin Description
Permanently [Dedicated	Pins	
VCC	I	I	Eight or more (depending on package) connections to the nominal $+5$ V supply voltage ($+3.3$ V for low-voltage devices). All must be connected, and each must be decoupled with a 0.01 - 0.1 μ F capacitor to Ground.
GND	I	I	Eight or more (depending on package type) connections to Ground. All must be connected.
CCLK	l or O	I	During configuration, Configuration Clock (CCLK) is an output in Master modes or Asynchronous Peripheral mode, but is an input in Slave mode and Synchronous Peripheral mode. After configuration, CCLK has a weak pull-up resistor and can be selected as the Readback Clock. There is no CCLK High or Low time restriction on XC4000 Series devices, except during Readback. See "Violating the Maximum High and Low Time Specification for the Readback Clock" on page 58 for an explanation of this exception.
DONE	I/O	0	DONE is a bidirectional signal with an optional internal pull-up resistor. As an output, it indicates the completion of the configuration process. As an input, a Low level on DONE can be configured to delay the global logic initialization and the enabling of outputs. The optional pull-up resistor is selected as an option in the XACT step program that creates the configuration bitstream. The resistor is included by default.
PROGRAM	I	I	PROGRAM is an active Low input that forces the FPGA to clear its configuration memory. It is used to initiate a configuration cycle. When PROGRAM goes High, the FPGA finishes the current clear cycle and executes another complete clear cycle, before it goes into a WAIT state and releases INIT. The PROGRAM pin has a permanent weak pull-up, so it need not be externally pulled up to Vcc.
User I/O Pins	That Can	Have Spe	ecial Functions
RDY/BUSY	0	I/O	During Peripheral mode configuration, this pin indicates when it is appropriate to write another byte of data into the FPGA. The same status is also available on D7 in Asynchronous Peripheral mode, if a read operation is performed when the device is selected. After configuration, RDY/BUSY is a user-programmable I/O pin. RDY/BUSY is pulled High with a high-impedance pull-up prior to INIT going High.
RCLK	0	I/O	During Master Parallel configuration, each change on the A0-A17 outputs (A0 - A21 for XC4000X) is preceded by a rising edge on RCLK, a redundant output signal. RCLK is useful for clocked PROMs. It is rarely used during configuration. After configuration, RCLK is a user-programmable I/O pin.
M0, M1, M2	I	I (M0), O (M1), I (M2)	As Mode inputs, these pins are sampled after $\overline{\text{INIT}}$ goes High to determine the configuration mode to be used. After configuration, M0 and M2 can be used as inputs, and M1 can be used as a 3-state output. These three pins have no associated input or output registers. During configuration, these pins have weak pull-up resistors. For the most popular configuration mode, Slave Serial, the mode pins can thus be left unconnected. The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors. A pull-down resistor value of 4.7 k Ω is recommended. These pins can only be used as inputs or outputs when called out by special schematic definitions. To use these pins, place the library components MD0, MD1, and MD2 instead of the usual pad symbols. Input or output buffers must still be used.
TDO	0	0	If boundary scan is used, this pin is the Test Data Output. If boundary scan is not used, this pin is a 3-state output without a register, after configuration is completed. This pin can be user output only when called out by special schematic definitions. To use this pin, place the library component TDO instead of the usual pad symbol. An output buffer must still be used.



Table 16: Pin Descriptions (Continued)

	I/O	I/O	
Pin Name	During	After	Din Decerintian
Pin Name	Config.	Config.	Pin Description
TDI, TCK, TMS	I	I/O or I (JTAG)	If boundary scan is used, these pins are Test Data In, Test Clock, and Test Mode Select inputs respectively. They come directly from the pads, bypassing the IOBs. These pins can also be used as inputs to the CLB logic after configuration is completed. If the BSCAN symbol is not placed in the design, all boundary scan functions are inhibited once configuration is completed, and these pins become user-programmable I/O. In this case, they must be called out by special schematic definitions. To use these pins, place the library components TDI, TCK, and TMS instead of the usual pad symbols. Input or output buffers must still be used.
HDC	0	I/O	High During Configuration (HDC) is driven High until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, HDC is a user-programmable I/O pin.
LDC	0	I/O	Low During Configuration (LDC) is driven Low until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, LDC is a user-programmable I/O pin.
ĪNIT	I/O	1/0	Before and during configuration, $\overline{\text{INIT}}$ is a bidirectional signal. A 1 k Ω - 10 k Ω external pull-up resistor is recommended. As an active-Low open-drain output, $\overline{\text{INIT}}$ is held Low during the power stabilization and internal clearing of the configuration memory. As an active-Low input, it can be used to hold the FPGA in the internal WAIT state before the start of configuration. Master mode devices stay in a WAIT state an additional 30 to 300 μ s after $\overline{\text{INIT}}$ has gone High. During configuration, a Low on this output indicates that a configuration data error has occurred. After the I/O go active, $\overline{\text{INIT}}$ is a user-programmable I/O pin.
PGCK1 - PGCK4 (XC4000E only)	Weak Pull-up	l or I/O	Four Primary Global inputs each drive a dedicated internal global net with short delay and minimal skew. If not used to drive a global buffer, any of these pins is a user-programmable I/O. The PGCK1-PGCK4 pins drive the four Primary Global Buffers. Any input pad symbol connected directly to the input of a BUFGP symbol is automatically placed on one of these pins.
SGCK1 - SGCK4 (XC4000E only)	Weak Pull-up	l or I/O	Four Secondary Global inputs each drive a dedicated internal global net with short delay and minimal skew. These internal global nets can also be driven from internal logic. If not used to drive a global net, any of these pins is a user-programmable I/O pin. The SGCK1-SGCK4 pins provide the shortest path to the four Secondary Global Buffers. Any input pad symbol connected directly to the input of a BUFGS symbol is automatically placed on one of these pins.
GCK1 - GCK8 (XC4000X only)	W eak Pull-up	l or I/O	Eight inputs can each drive a Global Low-Skew buffer. In addition, each can drive a Global Early buffer. Each pair of global buffers can also be driven from internal logic, but must share an input signal. If not used to drive a global buffer, any of these pins is a user-programmable I/O. Any input pad symbol connected directly to the input of a BUFGLS or BUFGE symbol is automatically placed on one of these pins.
FCLK1 - FCLK4 (XC4000XLA and XC4000XV only)	Weak Pull-up	l or I/O	Four inputs can each drive a Fast Clock (FCLK) buffer which can deliver a clock signal to any IOB clock input in the octant of the die served by the Fast Clock buffer. Two Fast Clock buffers serve the two IOB octants on the left side of the die and the other two Fast Clock buffers serve the two IOB octants on the rigth side of the die. On each side of the die, one Fast Clock buffer serves the upper octant and the other serves the lower octant. If not used to drive a Fast Clock buffer, any of these pins is a user-programmable I/O.



Table 16: Pin Descriptions (Continued)

	I/O During	I/O After	
Pin Name	Config.	Config.	Pin Description
CS0, CS1, WS, RS	I	I/O	These four inputs are used in Asynchronous Peripheral mode. The chip is selected when \overline{CSO} is Low and CS1 is High. While the chip is selected, a Low on Write Strobe (\overline{WS}) loads the data present on the D0 - D7 inputs into the internal data buffer. A Low on Read Strobe (\overline{RS}) changes D7 into a status output — High if Ready, Low if Busy — and drives D0 - D6 High. In Express mode, CS1 is used as a serial-enable signal for daisy-chaining. \overline{WS} and \overline{RS} should be mutually exclusive, but if both are Low simultaneously, the Write Strobe overrides. After configuration, these are user-programmable I/O pins.
A0 - A17	0	1/0	During Master Parallel configuration, these 18 output pins address the configuration EPROM. After configuration, they are user-programmable I/O pins.
A18 - A21 (XC4000X only)	0	1/0	During Master Parallel configuration with an XC4000X master, these 4 output pins add 4 more bits to address the configuration EPROM. After configuration, they are user-programmable I/O pins. (See Master Parallel Configuration section for additional details.)
D0 - D7	I	1/0	During Master Parallel and Peripheral configuration, these eight input pins receive configuration data. After configuration, they are user-programmable I/O pins.
DIN	ı	1/0	During Slave Serial or Master Serial configuration, DIN is the serial configuration data input receiving data on the rising edge of CCLK. During Parallel configuration, DIN is the D0 input. After configuration, DIN is a user-programmable I/O pin.
DOUT	0	I/O	During configuration in any mode but Express mode, DOUT is the serial configuration data output that can drive the DIN of daisy-chained slave FPGAs. DOUT data changes on the falling edge of CCLK, one-and-a-half CCLK periods after it was received at the DIN input. In Express mode, DOUT is the status output that can drive the CS1 of daisy-chained FPGAs, to enable and disable downstream devices. After configuration, DOUT is a user-programmable I/O pin.
Unrestricted L	Jser-Prog	rammabl	e I/O Pins
1/0	W eak Pull-up	I/O	These pins can be configured to be input and/or output after configuration is completed. Before configuration is completed, these pins have an internal high-value pull-up resistor (25 k Ω - 100 k Ω) that defines the logic level as High.

Boundary Scan

The 'bed of nails' has been the traditional method of testing electronic assemblies. This approach has become less appropriate, due to closer pin spacing and more sophisticated assembly methods like surface-mount technology and multi-layer boards. The IEEE Boundary Scan Standard 1149.1 was developed to facilitate board-level testing of electronic assemblies. Design and test engineers can imbed a standard test logic structure in their device to achieve high fault coverage for I/O and internal logic. This structure is easily implemented with a four-pin interface on any boundary scan-compatible IC. IEEE 1149.1-compatible devices may be serial daisy-chained together, connected in parallel, or a combination of the two.

The XC4000 Series implements IEEE 1149.1-compatible BYPASS, PRELOAD/SAMPLE and EXTEST boundary scan instructions. When the boundary scan configuration option is selected, three normal user I/O pins become dedicated inputs for these functions. Another user output pin becomes the dedicated boundary scan output. The details

of how to enable this circuitry are covered later in this section.

By exercising these input signals, the user can serially load commands and data into these devices to control the driving of their outputs and to examine their inputs. This method is an improvement over bed-of-nails testing. It avoids the need to over-drive device outputs, and it reduces the user interface to four pins. An optional fifth pin, a reset for the control logic, is described in the standard but is not implemented in Xilinx devices.

The dedicated on-chip logic implementing the IEEE 1149.1 functions includes a 16-state machine, an instruction register and a number of data registers. The functional details can be found in the IEEE 1149.1 specification and are also discussed in the Xilinx application note XAPP 017: "Boundary Scan in XC4000 Devices."

Figure 40 on page 45 shows a simplified block diagram of the XC4000E Input/Output Block with boundary scan implemented. XC4000X boundary scan logic is identical.



Figure 41 on page 46 is a diagram of the XC4000 Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

XC4000 Series devices can also be configured through the boundary scan logic. See "Readback" on page 57.

Data Registers

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out and 3-State Control. Non-IOB pins have appropriate partial bit population for In or Out only. PROGRAM, CCLK and DONE are not included in the boundary scan register. Each EXTEST CAPTURE-DR state captures all In, Out, and 3-state pins.

The data register also includes the following non-pin bits: TDO.T, and TDO.O, which are always bits 0 and 1 of the

data register, respectively, and BSCANT.UPD, which is always the last bit of the data register. These three boundary scan bits are special-purpose Xilinx test signals.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA provides two additional data registers that can be specified using the BSCAN macro. The FPGA provides two user pins (BSCAN.SEL1 and BSCAN.SEL2) which are the decodes of two user instructions. For these instructions, two corresponding pins (BSCAN.TDO1 and BSCAN.TDO2) allow user scan data to be shifted out on TDO. The data register clock (BSCAN.DRCK) is available for control of test logic which the user may wish to implement with CLBs. The NAND of TCK and RUN-TEST-IDLE is also provided (BSCAN.IDLE).




Figure 40: Block Diagram of XC4000E IOB with Boundary Scan (some details not shown). XC4000X Boundary Scan Logic is Identical.




Figure 41: XC4000 Series Boundary Scan Logic

Instruction Set

The XC4000 Series boundary scan instruction set also includes instructions to configure the device and read back the configuration data. The instruction set is coded as shown in Table 17.

Bit Sequence

The bit sequence within each IOB is: In, Out, 3-State. The input-only M0 and M2 mode pins contribute only the In bit to the boundary scan I/O data register, while the output-only M1 pin contributes all three bits.

The first two bits in the I/O data register are TDO.T and TDO.O, which can be used for the capture of internal signals. The final bit is BSCANT.UPD, which can be used to drive an internal net. These locations are primarily used by Xilinx for internal testing.

From a cavity-up view of the chip (as shown in XDE or Epic), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in Figure 42. The device-specific pinout tables for the XC4000 Series include the boundary scan locations for each IOB pin.

BSDL (Boundary Scan Description Language) files for XC4000 Series devices are available on the Xilinx FTP site.

Including Boundary Scan in a Schematic

If boundary scan is only to be used during configuration, no special schematic elements need be included in the schematic or HDL code. In this case, the special boundary scan pins TDI, TMS, TCK and TDO can be used for user functions after configuration.


To indicate that boundary scan remain enabled after configuration, place the BSCAN library symbol and connect the TDI, TMS, TCK and TDO pad symbols to the appropriate pins, as shown in Figure 43.

Even if the boundary scan symbol is used in a schematic, the input pins TMS, TCK, and TDI can still be used as inputs to be routed to internal logic. Care must be taken not to force the chip into an undesired boundary scan state by inadvertently applying boundary scan input patterns to these pins. The simplest way to prevent this is to keep TMS High, and then apply whatever signal is desired to TDI and TCK.



Table 17: Boundary Scan Instructions

Ins I2	structi I1	on I0	Test Selected	TDO Source	I/O Data Source
0	0	0	EXTEST	DR	DR
0	0	1	SAMPLE/PR ELOAD	DR	Pin/Logic
0	1	0	USER 1	BSCAN. TDO1	User Logic
0	1	1	USER 2	BSCAN. TDO2	User Logic
1	0	0	READBACK	Readback Data	Pin/Logic
1	0	1	CONFIGURE	DOUT	Disabled
1	1	0	Reserved		_
1	1	1	BYPASS	Bypass Register	<u> </u>



Avoiding Inadvertent Boundary Scan

Figure 42: Boundary Scan Bit Sequence

If TMS or TCK is used as user I/O, care must be taken to ensure that at least one of these pins is held constant during configuration. In some applications, a situation may occur where TMS or TCK is driven during configuration. This may cause the device to go into boundary scan mode and disrupt the configuration process.

To prevent activation of boundary scan during configuration, do either of the following:

- TMS: Tie High to put the Test Access Port controller in a benign RESET state
- TCK: Tie High or Low—don't toggle this clock input.

For more information regarding boundary scan, refer to the Xilinx Application Note XAPP 017.001, "Boundary Scan in XC4000E Devices."




Figure 43: Boundary Scan Schematic Example

Configuration

Configuration is the process of loading design-specific programming data into one or more FPGAs to define the functional operation of the internal blocks and their interconnections. This is somewhat like loading the command registers of a programmable peripheral chip. XC4000 Series devices use several hundred bits of configuration data per CLB and its associated interconnects. Each configuration bit defines the state of a static memory cell that controls either a function look-up table bit, a multiplexer input, or an interconnect pass transistor. The XACTstep development system translates the design into a netlist file. It automatically partitions, places and routes the logic and generates the configuration data in PROM format.

Special Purpose Pins

Three configuration mode pins (M2, M1, M0) are sampled prior to configuration to determine the configuration mode. After configuration, these pins can be used as auxiliary connections. M2 and M0 can be used as inputs, and M1 can be used as an output. The XACT*step* development system does not use these resources unless they are explicitly specified in the design entry. This is done by placing a special pad symbol called MD2, MD1, or MD0 instead of the input or output pad symbol.

In XC4000 Series devices, the mode pins have weak pull-up resistors during configuration. With all three mode pins High, Slave Serial mode is selected, which is the most popular configuration mode. Therefore, for the most common configuration mode, the mode pins can be left unconnected. (Note, however, that the internal pull-up resistor value can be as high as 100 k Ω .) After configuration, these pins can individually have weak pull-up or pull-down resistors, as specified in the design. A pull-down resistor value of 4.7 k Ω is recommended.

These pins are located in the lower left chip corner and are near the readback nets. This location allows convenient routing if compatibility with the XC2000 and XC3000 family conventions of M0/RT, M1/RD is desired.



Configuration Modes

XC4000E devices have six configuration modes. XC4000X devices have the same six modes, plus an additional configuration mode. These modes are selected by a 3-bit input code applied to the M2, M1, and M0 inputs. There are three self-loading Master modes, two Peripheral modes, and a Serial Slave mode, which is used primarily for daisy-chained devices. The coding for mode selection is shown in Table 18.

Table 18: Configuration Modes

Mode	M2	M1	МО	CCLK	Data
Master Serial	0	0	0	output	Bit-Serial
Slave Serial	1	1	1	input	Bit-Serial
Master Parallel Up	1	0	0	output	Byte-Wide, increment from 00000
Master Parallel Down	1	1	0	output	Byte-Wide, decrement from 3FFFF
Peripheral Synchronous*	0	1	1	input	Byte-Wide
Peripheral Asynchronous	1	0	1	output	Byte-Wide
Reserved	0	1	0		_
Reserved	0	0	1	_	_

Note: * Peripheral Synchronous can be considered byte-wide Slave Parallel

A detailed description of each configuration mode, with timing information, is included later in this data sheet. During configuration, some of the I/O pins are used temporarily for the configuration process. All pins used during configuration are shown in Table 22 on page 60.

Master Modes

The three Master modes use an internal oscillator to generate a Configuration Clock (CCLK) for driving potential slave devices. They also generate address and timing for external PROM(s) containing the configuration data.

Master Parallel (Up or Down) modes generate the CCLK signal and PROM addresses and receive byte parallel data. The data is internally serialized into the FPGA data-frame format. The up and down selection generates starting addresses at either zero or 3FFFF (3FFFFF when 22 address lines are used), for compatibility with different microprocessor addressing conventions. The Master Serial mode generates CCLK and receives the configuration data in serial form from a Xilinx serial-configuration PROM.

CCLK speed is selectable as either 1 MHz (default) or 8 MHz. Configuration always starts at the default slow frequency, then can switch to the higher frequency during the first frame. Frequency tolerance is -50% to +25%.

Additional Address lines in XC4000 devices

The XC4000X devices have additional address lines (A18-A21) allowing the additional address space required to daisy-chain several large devices.

The extra address lines are programmable in XC4000EX devices. By default these address lines are not activated. In the default mode, the devices are compatible with existing XC4000 and XC4000E products. If desired, the extra address lines can be used by specifying the address lines option in bitgen as 22 (bitgen -g AddressLines:22). The lines (A18-A21) are driven when a master device detects, via the bitstream, that it should be using all 22 address lines. Because these pins will initially be pulled high by internal pull-ups, designers using Master Parallel Up mode should use external pull down resistors on pins A18-A21. If Master Parallel Down mode is used external resistors are not necessary.

All 22 address lines are always active in Master Parallel modes with XC4000XL devices. The additional address lines behave identically to the lower order address lines. If the Address Lines option in bitgen is set to 18, it will be ignored by the XC4000XL device.

The additional address lines (A18-A21) are not available in the PC84 package.

Peripheral Modes

The two Peripheral modes accept byte-wide data from a bus. A RDY/BUSY status is available as a handshake signal. In Asynchronous Peripheral mode, the internal oscillator generates a CCLK burst signal that serializes the byte-wide data. CCLK can also drive slave devices. In the synchronous mode, an externally supplied clock input to CCLK serializes the data.

Slave Serial Mode

In Slave Serial mode, the FPGA receives serial configuration data on the rising edge of CCLK and, after loading its configuration, passes additional data out, resynchronized on the next falling edge of CCLK.

Multiple slave devices with identical configurations can be wired with parallel DIN inputs. In this way, multiple devices can be configured simultaneously.

Serial Daisy Chain

Multiple devices with different configurations can be connected together in a "daisy chain," and a single combined bitstream used to configure the chain of slave devices.

To configure a daisy chain of devices, wire the CCLK pins of all devices in parallel, as shown in Figure 51 on page 62. Connect the DOUT of each device to the DIN of the next. The lead or master FPGA and following slaves each passes resynchronized configuration data coming from a single source. The header data, including the length count,



is passed through and is captured by each FPGA when it recognizes the 0010 preamble. Following the length-count data, each FPGA outputs a High on DOUT until it has received its required number of data frames.

After an FPGA has received its configuration data, it passes on any additional frame start bits and configuration data on DOUT. When the total number of configuration clocks applied after memory initialization equals the value of the 24-bit length count, the FPGAs begin the start-up sequence and become operational together. FPGA I/O are normally released two CCLK cycles after the last configuration bit is received. Figure 47 on page 55 shows the start-up timing for an XC4000 Series device.

The daisy-chained bitstream is not simply a concatenation of the individual bitstreams. The PROM file formatter must be used to combine the bitstreams for a daisy-chained configuration.

Multi-Family Daisy Chain

All Xilinx FPGAs of the XC2000, XC3000, and XC4000 Series use a compatible bitstream format and can, therefore, be connected in a daisy chain in an arbitrary sequence. There is, however, one limitation. The lead device must belong to the highest family in the chain. If the chain contains XC4000 Series devices, the master normally cannot be an XC2000 or XC3000 device.

The reason for this rule is shown in Figure 47 on page 55. Since all devices in the chain store the same length count value and generate or receive one common sequence of CCLK pulses, they all recognize length-count match on the same CCLK edge, as indicated on the left edge of Figure 47. The master device then generates additional CCLK pulses until it reaches its finish point F. The different families generate or require different numbers of additional CCLK pulses until they reach F. Not reaching F means that the device does not really finish its configuration, although DONE may have gone High, the outputs became active, and the internal reset was released. For the XC4000 Series device, not reaching F means that readback cannot be ini-

tiated and most boundary scan instructions cannot be used.

The user has some control over the relative timing of these events and can, therefore, make sure that they occur at the proper time and the finish point F is reached. Timing is controlled using options in the bitstream generation software.

XC3000 Master with an XC4000 Series Slave

Some designers want to use an inexpensive lead device in peripheral mode and have the more precious I/O pins of the XC4000 Series devices all available for user I/O. Figure 44 provides a solution for that case.

This solution requires one CLB, one IOB and pin, and an internal oscillator with a frequency of up to 5 MHz as a clock source. The XC3000 master device must be configured with late Internal Reset, which is the default option.

One CLB and one IOB in the lead XC3000-family device are used to generate the additional CCLK pulse required by the XC4000 Series devices. When the lead device removes the internal RESET signal, the 2-bit shift register responds to its clock input and generates an active Low output signal for the duration of the subsequent clock period. An external connection between this output and CCLK thus creates the extra CCLK pulse.




Figure 44: CCLK Generation for XC3000 Master Driving an XC4000 Series Slave



Setting CCLK Frequency

For Master modes, CCLK can be generated in either of two frequencies. In the default slow mode, the frequency ranges from 0.5 MHz to 1.25 MHz for XC4000E and XC4000EX devices and from 0.6 MHz to 1.8 MHz for XC4000XL devices. In fast CCLK mode, the frequency ranges from 4 MHz to 10 MHz for XC4000EX devices and from 5 MHz to 15 MHz for XC4000XL devices. The frequency is selected by an option when running the bitstream generation software. If an XC4000 Series Master is driving an XC3000- or XC2000-family slave, slow CCLK mode must be used. In addition, an XC4000XL device driving a XC4000E or XC4000EX should use slow mode. Slow mode is the default.

Table 19: XC4000 Series Data Stream Formats

Data Type	All Other Modes (D0)
Fill Byte	11111111b
Preamble Code	0010b
Length Count	COUNT(23:0)
Fill Bits	1111b
Start Field	0b
Data Frame	DATA(n-1:0)
CRC or Constant Field Check	xxxx (CRC) or 0110b
Extend Write Cycle	_
Postamble	011111116
Start-Up Bytes	xxh

LEGEND:

Unshaded	Once per bitstream
Light	Once per data frame
Dark	Once per device

Data Stream Format

The data stream ("bitstream") format is identical for all configuration modes.

The data stream formats are shown in Table 19. Bit-serial data is read from left to right, and byte-parallel data is effectively assembled from this serial bitstream, with the first bit in each byte assigned to D0.

The configuration data stream begins with a string of eight ones, a preamble code, followed by a 24-bit length count and a separator field of ones. This header is followed by the actual configuration data in frames. The length and number of frames depends on the device type (see Table 20 and Table 21). Each frame begins with a start field and ends with an error check. A postamble code is required to signal the end of data for a single device. In all cases, additional start-up bytes of data are required to provide four clocks for the startup sequence at the end of configuration. Long daisy chains require additional startup bytes to shift the last data through the chain. All startup bytes are don't-cares; these bytes are not included in bitstreams created by the Xilinx software.

A selection of CRC or non-CRC error checking is allowed by the bitstream generation software. The non-CRC error checking tests for a designated end-of-frame field for each frame. For CRC error checking, the software calculates a running CRC and inserts a unique four-bit partial check at the end of each frame. The 11-bit CRC check of the last frame of an FPGA includes the last seven data bits.

Detection of an error results in the suspension of data loading and the pulling down of the $\overline{\text{INIT}}$ pin. In Master modes, CCLK and address signals continue to operate externally. The user must detect $\overline{\text{INIT}}$ and initialize a new configuration by pulsing the $\overline{\text{PROGRAM}}$ pin Low or cycling Vcc.



Table 20: XC4000E Program Data

Device	XC4003E	XC4005E	XC4006E	XC4008E	XC4010E	XC4013E	XC4020E	XC4025E
Max Logic Gates	3,000	5,000	6,000	8,000	10,000	13,000	20,000	25,000
CLBs	100	196	256	324	400	576	784	1,024
(Row x Col.)	(10 x 10)	(14 x 14)	(16 x 16)	(18 x 18)	(20 x 20)	(24 x 24)	(28 x 28)	(32 x 32)
IOBs	80	112	128	144	160	192	224	256
Flip-Flops	360	616	768	936	1,120	1,536	2,016	2,560
Bits per Frame	126	166	186	206	226	266	306	346
Frames	428	572	644	716	788	932	1,076	1,220
Program Data	53,936	94,960	119,792	147,504	178,096	247,920	329,264	422,128
PROM Size (bits)	53,984	95,008	119,840	147,552	178,144	247,968	329,312	422,176

Notes: 1. Bits per Frame = (10 x number of rows) + 7 for the top + 13 for the bottom + 1 + 1 start bit + 4 error check bits

Number of Frames = (36 x number of columns) + 26 for the left edge + 41 for the right edge + 1

Program Data = (Bits per Frame x Number of Frames) + 8 postamble bits

PROM Size = Program Data + 40 (header) + 8

2. The user can add more "one" bits as leading dummy bits in the header, or, if CRC = off, as trailing dummy bits at the end of any frame, following the four error check bits. However, the Length Count value **must** be adjusted for all such extra "one" bits, even for extra leading ones at the beginning of the header.

Table 21: XC4000EX/XL Program Data

Device	XC4002XL	XC4005	XC4010	XC4013	XC4020	XC4028	XC4036	XC4044	XC4052	XC4062	XC4085
Max Logic Gates		5,000	10,000	13,000	20,000	28,000	36,000	44,000	52,000	62,000	85,000
CLBs (Row x Column)		196 (14 x 14)	400 (20 x 20)	576 (24 x 24)	784 (28 x 28)	1,024 (32 x 32)	1,296 (36 x 36)	1,600 (40 x 40)	1,936 (44 x 44)	2,304 (48 x 48)	3,136 (56 x 56)
IOBs		112	160	192	224	256	288	320	352	384	448
Flip-Flops		616	1,120	1,536	2,016	2,560	3,168	3,840	4,576	5,376	7,168
Bits per Frame		205	277	325	373	421	469	517	565	613	709
Frames		741	1,023	1,211	1,399	1,587	1,775	1,963	2,151	2,339	2,715
Program Data		151,910	283,376	393,580	521,832	668,132	832,480	1,014,876	1,215,320	1,433,812	1,924,940
PROM Size (bits)		151,960	283,424	393,632	521,880	668,184	832,528	1,014,928	1,215,368	1,433,864	1,924,992

Notes: 1. Bits per frame = (12 x number of rows) + 8 for the top + 16 for the bottom + 8 + 1 start bit + 4 error check bits.

Frames = (47 x number of columns) + 27 for the left edge + 52 for the right edge + 4.

Program data = (bits per frame x number of frames) + 5 postamble bits.

PROM size = (program data + 40 header bits + 8 start bits) rounded up to the nearest byte.

2. The user can add more "one" bits as leading dummy bits in the header, or, if CRC = off, as trailing dummy bits at the end of any frame, following the four error check bits. However, the Length Count value **must** be adjusted for all such extra "one" bits, even for extra leading "ones" at the beginning of the header.t

Cyclic Redundancy Check (CRC) for Configuration and Readback

The Cyclic Redundancy Check is a method of error detection in data transmission applications. Generally, the transmitting system performs a calculation on the serial bitstream. The result of this calculation is tagged onto the data stream as additional check bits. The receiving system performs an identical calculation on the bitstream and compares the result with the received checksum.

Each data frame of the configuration bitstream has four error bits at the end, as shown in Table 19. If a frame data

error is detected during the loading of the FPGA, the configuration process with a potentially corrupted bitstream is terminated. The FPGA pulls the $\overline{\text{INIT}}$ pin Low and goes into a Wait state.

During Readback, 11 bits of the 16-bit checksum are added to the end of the Readback data stream. The checksum is computed using the CRC-16 CCITT polynomial, as shown in Figure 45. The checksum consists of the 11 most significant bits of the 16-bit code. A change in the checksum indicates a change in the Readback bitstream. A comparison to a previous checksum is meaningful only if the readback data is independent of the current device state. CLB out-



puts should not be included (Read Capture option not used), and if RAM is present, the RAM content must be unchanged.

Statistically, one error out of 2048 might go undetected.

Configuration Sequence

There are four major steps in the XC4000 Series power-up configuration sequence.

- · Configuration Memory Clear
- Initialization
- · Configuration
- Start-Up

The full process is illustrated in Figure 46.

Configuration Memory Clear

When power is first applied or is reapplied to an FPGA, an internal circuit forces initialization of the configuration logic. When Vcc reaches an operational level, and the circuit passes the write and read test of a sample pair of configuration bits, a time delay is started. This time delay is nominally 16 ms, and up to 10% longer in the low-voltage devices. The delay is four times as long when in Master Modes (M0 Low), to allow ample time for all slaves to reach a stable Vcc. When all $\overline{\text{INIT}}$ pins are tied together, as recommended, the longest delay takes precedence. Therefore, devices with different time delays can easily be mixed and matched in a daisy chain.

This delay is applied only on power-up. It is not applied when reconfiguring an FPGA by pulsing the $\overline{\text{PROGRAM}}$ pin




Figure 45: Circuit for Generating CRC-16




Figure 46: Power-up Configuration Sequence



Low. During this time delay, or as long as the PROGRAM input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.

At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the $\overline{PROGRAM}$ pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the \overline{INIT} input.

Initialization

During initialization and configuration, user pins HDC, $\overline{\text{LDC}}$, $\overline{\text{INIT}}$ and DONE provide status outputs for the system interface. The outputs $\overline{\text{LDC}}$, $\overline{\text{INIT}}$ and DONE are held Low and HDC is held High starting at the initial application of power.

The open drain $\overline{\text{INIT}}$ pin is released after the final initialization pass through the frame addresses. There is a deliberate delay of 50 to 250 μs (up to 10% longer for low-voltage devices) before a Master-mode device recognizes an inactive $\overline{\text{INIT}}$. Two internal clocks after the $\overline{\text{INIT}}$ pin is recognized as High, the FPGA samples the three mode lines to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded.Configuration

The 0010 preamble code indicates that the following 24 bits represent the length count. The length count is the total number of configuration clocks needed to load the complete configuration data. (Four additional configuration clocks are required to complete the configuration process, as discussed below.) After the preamble and the length count have been passed through to all devices in the daisy chain, DOUT is held High to prevent frame start bits from reaching any daisy-chained devices.

A specific configuration bit, early in the first frame of a master device, controls the configuration-clock rate and can increase it by a factor of eight. Therefore, if a fast configuration clock is selected by the bitstream, the slower clock rate is used until this configuration bit is detected.

Each frame has a start field followed by the frame-configuration data bits and a frame error field. If a frame data error is detected, the FPGA halts loading, and signals the error by pulling the open-drain $\overline{\text{INIT}}$ pin Low. After all configuration frames have been loaded into an FPGA, DOUT again follows the input data so that the remaining data is passed on to the next device.

Delaying Configuration After Power-Up

There are two methods of delaying configuration after power-up: put a logic Low on the PROGRAM input, or pull the bidirectional INIT pin Low, using an open-collector (open-drain) driver. (See Figure 46 on page 52.)

A Low on the PROGRAM input is the more radical approach, and is recommended when the power-supply

rise time is excessive or poorly defined. As long as PROGRAM is Low, the FPGA keeps clearing its configuration memory. When PROGRAM goes High, the configuration memory is cleared one more time, followed by the beginning of configuration, provided the NIT input is not externally held Low. Note that a Low on the PROGRAM input automatically forces a Low on the NIT output. The XC4000 Series PROGRAM pin has a permanent weak pull-up.

Using an open-collector or open-drain driver to hold $\overline{\text{INIT}}$ Low before the beginning of configuration causes the FPGA to wait after completing the configuration memory clear operation. When $\overline{\text{INIT}}$ is no longer held Low externally, the device determines its configuration mode by capturing its mode pins, and is ready to start the configuration process. A master device waits up to an additional 250 μ s to make sure that any slaves in the optional daisy chain have seen that $\overline{\text{INIT}}$ is High.

Start-Up

Start-up is the transition from the configuration process to the intended user operation. This transition involves a change from one clock source to another, and a change from interfacing parallel or serial configuration data where most outputs are 3-stated, to normal operation with I/O pins active in the user-system. Start-up must make sure that the user-logic 'wakes up' gracefully, that the outputs become active without causing contention with the configuration signals, and that the internal flip-flops are released from the global Reset or Set at the right time.

Figure 47 describes start-up timing for the three Xilinx families in detail. The configuration modes can use any of the four timing sequences.

To access the internal start-up signals, place the STARTUP library symbol.

Start-up Timing

Different FPGA families have different start-up sequences.

The XC2000 family goes through a fixed sequence. DONE goes High and the internal global Reset is de-activated one CCLK period after the I/O become active.

The XC3000A family offers some flexibility. DONE can be programmed to go High one CCLK period before or after the I/O become active. Independent of DONE, the internal global Reset is de-activated one CCLK period before or after the I/O become active.

The XC4000 Series offers additional flexibility. The three events — DONE going High, the internal Set/Reset being de-activated, and the user I/O going active — can all occur in any arbitrary sequence. Each of them can occur one CCLK period before or after, or simultaneous with, any of the others. This relative timing is selected by means of software options in the bitstream generation software.



The default option, and the most practical one, is for DONE to go High first, disconnecting the configuration data source and avoiding any contention when the I/Os become active one clock later. Reset/Set is then released another clock period later to make sure that user-operation starts from stable internal conditions. This is the most common sequence, shown with heavy lines in Figure 47, but the designer can modify it to meet particular requirements.

Normally, the start-up sequence is controlled by the internal device oscillator output (CCLK), which is asynchronous to the system clock.

XC4000 Series offers another start-up clocking option, UCLK_NOSYNC. The three events described above need not be triggered by CCLK. They can, as a configuration option, be triggered by a user clock. This means that the device can wake up in synchronism with the user system.

When the UCLK_SYNC option is enabled, the user can externally hold the open-drain DONE output Low, and thus stall all further progress in the start-up sequence until DONE is released and has gone High. This option can be used to force synchronization of several FPGAs to a common user clock, or to guarantee that all devices are successfully configured before any I/Os go active.

If either of these two options is selected, and no user clock is specified in the design or attached to the device, the chip could reach a point where the configuration of the device is complete and the Done pin is asserted, but the outputs do not become active. The solution is either to recreate the bitstream specifying the start-up clock as CCLK, or to supply the appropriate user clock.

Start-up Sequence

The Start-up sequence begins when the configuration memory is full, and the total number of configuration clocks

received since $\overline{\text{INIT}}$ went High equals the loaded value of the length count.

The next rising clock edge sets a flip-flop Q0, shown in Figure 48. Q0 is the leading bit of a 5-bit shift register. The outputs of this register can be programmed to control three events.

- The release of the open-drain DONE output
- The change of configuration-related pins to the user function, activating all IOBs.
- The termination of the global Set/Reset initialization of all CLB and IOB storage elements.

The DONE pin can also be wire-ANDed with DONE pins of other FPGAs or with other external signals, and can then be used as input to bit Q3 of the start-up register. This is called "Start-up Timing Synchronous to Done In" and is selected by either CCLK_SYNC or UCLK_SYNC.

When DONE is not used as an input, the operation is called "Start-up Timing Not Synchronous to DONE In," and is selected by either CCLK_NOSYNC or UCLK_NOSYNC.

As a configuration option, the start-up control register beyond Q0 can be clocked either by subsequent CCLK pulses or from an on-chip user net called STARTUP.CLK. These signals can be accessed by placing the STARTUP library symbol.

Start-up from CCLK

If CCLK is used to drive the start-up, Q0 through Q3 provide the timing. Heavy lines in Figure 47 show the default timing, which is compatible with XC2000 and XC3000 devices using early DONE and late Reset. The thin lines indicate all other possible timing options.






Figure 47: Start-up Timing



Start-up from a User Clock (STARTUP.CLK)

When, instead of CCLK, a user-supplied start-up clock is selected, Q1 is used to bridge the unknown phase relationship between CCLK and the user clock. This arbitration causes an unavoidable one-cycle uncertainty in the timing of the rest of the start-up sequence.

DONE Goes High to Signal End of Configuration

XC4000 Series devices read the expected length count from the bitstream and store it in an internal register. The length count varies according to the number of devices and the composition of the daisy chain. Each device also counts the number of CCLKs during configuration.

Two conditions have to be met in order for the DONE pin to go high:

- · the chip's internal memory must be full, and
- the configuration length count must be met, exactly.

This is important because the counter that determines when the length count is met begins with the very first CCLK, not the first one after the preamble.

Therefore, if a stray bit is inserted before the preamble, or the data source is not ready at the time of the first CCLK, the internal counter that holds the number of CCLKs will be one ahead of the actual number of data bits read. At the end of configuration, the configuration memory will be full, but the number of bits in the internal counter will not match the expected length count.

As a consequence, a Master mode device will continue to send out CCLKs until the internal counter turns over to zero, and then reaches the correct length count a second time. This will take several seconds [2²⁴ * CCLK period] — which is sometimes interpreted as the device not configuring at all.

If it is not possible to have the data ready at the time of the first CCLK, the problem can be avoided by increasing the number in the length count by the appropriate value. The *XACT User Guide* includes detailed information about manually altering the length count.

Note that DONE is an open-drain output and does not go High unless an internal pull-up is activated or an external pull-up is attached. The internal pull-up is activated as the default by the bitstream generation software.

Release of User I/O After DONE Goes High

By default, the user I/O are released one CCLK cycle after the DONE pin goes High. If CCLK is not clocked after DONE goes High, the outputs remain in their initial state — 3-stated, with a 50 k Ω - 100 k Ω pull-up. The delay from DONE High to active user I/O is controlled by an option to the bitstream generation software.

Release of Global Set/Reset After DONE Goes High

By default, Global Set/Reset (GSR) is released two CCLK cycles after the DONE pin goes High. If CCLK is not clocked twice after DONE goes High, all flip-flops are held in their initial set or reset state. The delay from DONE High to GSR inactive is controlled by an option to the bitstream generation software.

Configuration Complete After DONE Goes High

Three full CCLK cycles are required after the DONE pin goes High, as shown in Figure 47 on page 55. If CCLK is not clocked three times after DONE goes High, readback cannot be initiated and most boundary scan instructions cannot be used.

Configuration Through the Boundary Scan Pins

XC4000 Series devices can be configured through the boundary scan pins. The basic procedure is as follows:

- Power up the FPGA with \(\overline{\text{INIT}}\) held Low (or drive the \(\overline{\text{PROGRAM}}\) pin Low for more than 300 ns followed by a High while holding \(\overline{\text{INIT}}\) Low). Holding \(\overline{\text{INIT}}\) Low allows enough time to issue the CONFIG command to the FPGA. The pin can be used as I/O after configuration if a resistor is used to hold \(\overline{\text{INIT}}\) Low.
- Issue the CONFIG command to the TMS input
- Wait for INIT to go High
- Sequence the boundary scan Test Access Port to the SHIFT-DR state
- · Toggle TCK to clock data into TDI pin.

The user must account for all TCK clock cycles after INIT goes High, as all of these cycles affect the Length Count compare.

For more detailed information, refer to the Xilinx application note XAPP017, "Boundary Scan in XC4000 Devices." This application note also applies to XC4000E and XC4000X devices.






Figure 48: Start-up Logic

Readback

The user can read back the content of configuration memory and the level of certain internal nodes without interfering with the normal operation of the device.

Readback not only reports the downloaded configuration bits, but can also include the present state of the device, represented by the content of all flip-flops and latches in CLBs and IOBs, as well as the content of function generators used as RAMs.

Note that in XC4000 Series devices, configuration data is *not* inverted with respect to configuration as it is in XC2000 and XC3000 families.

XC4000 Series Readback does not use any dedicated pins, but uses four internal nets (RDBK.TRIG, RDBK.DATA, RDBK.RIP and RDBK.CLK) that can be routed to any IOB. To access the internal Readback signals, place the READ-

BACK library symbol and attach the appropriate pad symbols, as shown in Figure 49.

After Readback has been initiated by a Low-to-High transition on RDBK.TRIG, the RDBK.RIP (Read In Progress) output goes High on the next rising edge of RDBK.CLK. Subsequent rising edges of this clock shift out Readback data on the RDBK.DATA net.

Readback data does not include the preamble, but starts with five dummy bits (all High) followed by the Start bit (Low) of the first frame. The first two data bits of the first frame are always High.

Each frame ends with four error check bits. They are read back as High. The last seven bits of the last frame are also read back as High. An additional Start bit (Low) and an 11-bit Cyclic Redundancy Check (CRC) signature follow, before RDBK.RIP returns Low.






Figure 49: Readback Schematic Example

Readback Options

Readback options are: Read Capture, Read Abort, and Clock Select. They are set with the bitstream generation software.

Read Capture

When the Read Capture option is selected, the readback data stream includes sampled values of CLB and IOB signals. The rising edge of RDBK.TRIG latches the inverted values of the four CLB outputs, the IOB output flip-flops and the input signals I1 and I2. Note that while the bits describing configuration (interconnect, function generators, and RAM content) are *not* inverted, the CLB and IOB output signals *are* inverted.

When the Read Capture option is not selected, the values of the capture bits reflect the configuration data originally written to those memory locations.

If the RAM capability of the CLBs is used, RAM data are available in readback, since they directly overwrite the F and G function-table configuration of the CLB.

RDBK.TRIG is located in the lower-left corner of the device, as shown in Figure 50.

Read Abort

When the Read Abort option is selected, a High-to-Low transition on RDBK.TRIG terminates the readback operation and prepares the logic to accept another trigger.

After an aborted readback, additional clocks (up to one readback clock per configuration frame) may be required to re-initialize the control logic. The status of readback is indicated by the output control net RDBK.RIP. RDBK.RIP is High whenever a readback is in progress.

Clock Select

CCLK is the default clock. However, the user can insert another clock on RDBK.CLK. Readback control and data are clocked on rising edges of RDBK.CLK. If readback must be inhibited for security reasons, the readback control nets are simply not connected.

RDBK.CLK is located in the lower right chip corner, as shown in Figure 50.




Figure 50: READBACK Symbol in Graphical Editor

Violating the Maximum High and Low Time Specification for the Readback Clock

The readback clock has a maximum High and Low time specification. In some cases, this specification cannot be met. For example, if a processor is controlling readback, an interrupt may force it to stop in the middle of a readback. This necessitates stopping the clock, and thus violating the specification.

The specification is mandatory only on clocking data at the end of a frame prior to the next start bit. The transfer mechanism will load the data to a shift register during the last six clock cycles of the frame, prior to the start bit of the following frame. This loading process is dynamic, and is the source of the maximum High and Low time requirements.

Therefore, the specification only applies to the six clock cycles prior to and including any start bit, including the clocks before the first start bit in the readback data stream. At other times, the frame data is already in the register and the register is not dynamic. Thus, it can be shifted out just like a regular shift register.

The user must precisely calculate the location of the readback data relative to the frame. The system must keep track of the position within a data frame, and disable interrupts before frame boundaries. Frame lengths and data formats are listed in Table 19, Table 20 and Table 21.

Readback with the XChecker Cable


The XChecker Universal Download/Readback Cable and Logic Probe uses the readback feature for bitstream verification. It can also display selected internal signals on the PC or workstation screen, functioning as a low-cost in-circuit emulator.



XC4000E/EX/XL Program Readback Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements.

The following guidelines reflect worst-case values over the recommended operating conditions.



E/EX

	Description		Symbol	Min	Max	Units
rdbk.TRIG	rdbk.TRIG setup to initiate and abort Readback	1	T _{RTRC}	200	-	ns
	rdbk.TRIG hold to initiate and abort Readback	2	T _{RCRT}	50	-	ns
rdclk.1	rdbk.DATA delay	7	T _{RCRD}	-	250	ns
	rdbk.RIP delay	6	T _{RCRR}	-	250	ns
	High time	5	T _{RCH}	250	500	ns
	Low time	4	T _{RCL}	250	500	ns

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

XL

	Description	5	Symbol	Min	Max	Units
rdbk.TRIG	rdbk.TRIG setup to initiate and abort Readback	1	T _{RTRC}	200	-	ns
	rdbk.TRIG hold to initiate and abort Readback	2	T _{RCRT}	50	-	ns
rdclk.1	rdbk.DATA delay	7	T _{RCRD}	-	250	ns
	rdbk.RIP delay	6	T _{RCRR}	-	250	ns
	High time	5	T _{RCH}	250	500	ns
	Low time	4	T _{RCL}	250	500	ns

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.



Table 22: Pin Functions During Configuration

CONFIGURATION MODE <m2:m1:m0></m2:m1:m0>									
SLAVE SERIAL <1:1:1>	MASTER SERIAL <0:0:0>	SYNCH. PERIPHERAL <0:1:1>	ASYNCH. PERIPHERAL <1:0:1>	MASTER PARALLEL DOWN <1:1:0>	MASTER PARALLEL UP <1:0:0>	USER OPERATION			
M2(HIGH) (I)	M2(LOW) (I)	M2(LOW) (I)	M2(HIGH) (I)	M2(HIGH) (I)	M2(HIGH) (I)	(1)			
M1(HIGH) (I)	M1(LOW) (I)	M1(HIGH)(I)	M1(LOW) (I)	M1(HIGH) (I)	M1(LOW) (I)	(O)			
M0(HIGH) (I)	M0(LOW) (I)	M0(HIGH) (I)	M0(HIGH) (I)	M0(LOW) (I)	M0(LOW) (I)	(1)			
HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	1/0			
LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	1/0			
INIT	ĪNĪT	ĪNIT	ĪNIT	ĪNĪT	ĪNIT	I/O			
DONE	DONE	DONE	DONE	DONE	DONE	DONE			
PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM			
CCLK (I)	CCLK (O)	CCLK (I)	CCLK (O)	CCLK (O)	CCLK (O)	CCLK (I)			
	1	RDY/BUSY (O)	RDY/BUSY (O)	RCLK (O)	RCLK (O)	1/0			
			RS (I)			1/0			
			CS0 (I)			1/0			
		DATA 7 (I)	DATA 7 (I)	DATA 7 (I)	DATA 7 (I)	1/0			
		DATA 6 (I)	DATA 6 (I)	DATA 6 (I)	DATA 6 (I)	1/0			
		DATA 5 (I)	DATA 5 (I)	DATA 5 (I)	DATA 5 (I)	1/0			
		DATA 4 (I)	DATA 4 (I)	DATA 4 (I)	DATA 3 (I)	1/0			
		DATA 3 (I)	DATA 3 (I)	DATA 3 (I)	DATA 3 (I)	1/0			
		DATA 2 (I)	DATA 2 (I)	DATA 2 (I)	DATA 2 (I)	1/0			
		DATA 1 (I)	DATA 1 (I)	DATA 1 (I)	DATA 2 (I)	1/0			
DIN (I)	DIN (I)	DATA (I)	DATA (I)	DATA (I)	DATA I (I)	1/0			
DOUT	DOUT	DOUT	DATA (I)	DATAU(I)	DATA (I)	SGCK4-GCK5-I/C			
TDI	TDI	TDI	TDI	TDI	TDI	TDI-I/O			
TCK	TCK	TCK	TCK	TCK	TCK	TCK-I/O			
TMS	TMS	TMS	TMS	TMS	TMS	TMS-I/O			
TDO	TDO	TDO	TDO	TDO	TDO	TDO-(O)			
			WS (I)	A0	A0	1/0			
				A1	A1	PGCK4-GCK6-I/C			
			CS1	A2	A2	1/0			
				A3	A3	I/O			
				A4	A4	1/0			
				A 5	A 5	I/O			
				A6	A6	I/O			
				A7	A7	I/O			
				A8	A8	I/O			
				A9	A9	I/O			
				A10	A10	1/0			
				A11	A11	I/O			
				A12	A12	1/0			
				A13	A13	1/0			
				A14	A14	I/O			
				A15	A15	SGCK1-GCK7-I/C			
				A16	A16	PGCK1-GCK8-I/C			
				A17	A17	I/O			
				A18*	A18*	I/O			
				A19*	A19*	I/O			
				A20*	A20*	1/0			
				A21*	A21*	1/0			
				4		ALL OTHERS			



Table 23: Pin Functions During Configuration

	T	CONFIGURATION	1	1		
SLAVE SERIAL <1:1:1>	MASTER SERIAL <0:0:0>	SYNCH. PERIPHERAL <0:1:1>	ASYNCH. PERIPHERAL <1:0:1>	MASTER PARALLEL DOWN <1:1:0>	MASTER PARALLEL UP <1:0:0>	USER OPERATION
M2(HIGH) (I)	M2(LOW) (I)	M2(LOW) (I)	M2(HIGH) (I)	M2(HIGH) (I)	M2(HIGH) (I)	(1)
M1(HIGH) (I)	M1(LOW) (I)	M1(HIGH)(I)	M1(LOW) (I)	M1(HIGH) (I)	M1(LOW) (I)	(O)
M0(HIGH) (I)	M0(LOW) (I)	M0(HIGH) (I)	M0(HIGH) (I)	M0(LOW) (I)	M0(LOW) (I)	(I)
HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	1/0
LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	I/O
ĪNIT	ĪNIT	ĪNIT	ĪNIT	ĪNIT	ĪNIT	I/O
DONE	DONE	DONE	DONE	DONE	DONE	DONE
PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM
CCLK (I)	CCLK (O)	CCLK (I)	CCLK (O)	CCLK (O)	CCLK (O)	CCLK (I)
**	1 , , ,	RDY/BUSY (O)	RDY/BUSY (O)	RCLK (O)	RCLK (O)	1/0
		• •	RS (I)	, ,	• •	I/O
			CS0 (I)			I/O
		DATA 7 (I)	DATA 7 (I)	DATA 7 (I)	DATA 7 (I)	I/O
		DATA 6 (I)	DATA 6 (I)	DATA 6 (I)	DATA 6 (I)	1/0
		DATA 5 (I)	DATA 5 (I)	DATA 5 (I)	DATA 5 (I)	I/O
		DATA 4 (I)	DATA 4 (I)	DATA 4 (I)	DATA 4 (I)	I/O
		DATA 3 (I)	DATA 3 (I)	DATA 3 (I)	DATA 3 (I)	I/O
		DATA 2 (I)	DATA 2 (I)	DATA 2 (I)	DATA 2 (I)	I/O
		DATA 1 (I)	DATA 1 (I)	DATA 1 (I)	DATA 1 (I)	I/O
DIN (I)	DIN (I)	DATA 0 (I)	DATA 0 (I)	DATA 0 (I)	DATA 0 (I)	1/0
DOUT	DOUT	DOUT	DOUT	DOUT	DOUT	SGCK4-GCK5-I/C
TDI	TDI	TDI	TDI	TDI	TDI	TDI-I/O
TCK	TCK	тск	TCK	TCK	TCK	TCK-I/O
TMS	TMS	TMS	TMS	TMS	TMS	TMS-I/O
TDO	TDO	TDO	TDO	TDO	TDO	TDO-(O)
	1 100		WS (I)	A0	A0	I/O
			1 (.,	A1	A1	PGCK4-GCK6-I/C
			CS1	A2	A2	I/O
			1 351	A3	A3	I/O
				A4	A4	1/0
				A5	A5	1/0
				A6	A6	1/0
				A7	A7	1/0
				A8	A8	1/0
				A9	A9	I/O
				A10	A10	1/0
				A10	A11	1/0
				A12	A12	1/0
				A13	A13	1/0
				A14	A14	1/0
				A14	A15	SGCK1-GCK7-I/C
				A16	A16	PGCK1-GCK8-I/C
				A17	A17	1/O
				A17 A18*	A17 A18*	1/0
				A18*	A18" A19*	1/0
				A19 A20*	A20*	1/0
				A20 A21*	A20 A21*	1/0
				MZ	AC I	ALL OTHERS

 * XC4000X only Notes $\,$ 1. A shaded table cell represents a 50 $k\Omega$ - 100 $k\Omega$ pull-up before and during configuration.

 ⁽I) represents an input; (O) represents an output.
 INIT is an open-drain output during configuration.



Configuration Timing

The seven configuration modes are discussed in detail in this section. Timing specifications are included.

Slave Serial Mode

In Slave Serial mode, an external signal drives the CCLK input of the FPGA. The serial configuration bitstream must be available at the DIN input of the lead FPGA a short setup time before each rising CCLK edge.

The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin.

There is an internal delay of 0.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

Figure 51 shows a full master/slave system. An XC4000 Series device in Slave Serial mode should be connected as shown in the third device from the left.

Slave Serial mode is selected by a <111> on the mode pins (M2, M1, M0). Slave Serial is the default mode if the mode pins are left unconnected, as they have weak pull-up resistors during configuration.





Figure 51: Master/Slave Serial Mode Circuit Diagram



	Description		Symbol	Min	Max	Units
	DIN setup	1	T _{DCC}	20		ns
	DIN hold	2	T _{CCD}	0		ns
CCLK	DIN to DOUT	3	T _{CCO}		30	ns
CCLR	High time	4	T _{CCH}	45		ns
	Low time	5	T _{CCL}	45		ns
	Frequency		F _{CC}		10	MHz

Note: Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.

Figure 52: Slave Serial Mode Programming Switching Characteristics



Master Serial Mode

In Master Serial mode, the CCLK output of the lead FPGA drives a Xilinx Serial PROM that feeds the FPGA DIN input. Each rising edge of the CCLK output increments the Serial PROM internal address counter. The next data bit is put on the SPROM data output, connected to the FPGA DIN pin. The lead FPGA accepts this data on the subsequent rising CCLK edge.

The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal pipeline delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.


In the bitstream generation software, the user can specify Fast ConfigRate, which, starting several bits into the first

frame, increases the CCLK frequency by a factor of eight. For actual timing values please refer to "Configuration Switching Characteristics" on page 70. Be sure that the serial PROM and slaves are fast enough to support this data rate. XC2000, XC3000/A, and XC3100A devices do not support the Fast ConfigRate option.

The SPROM CE input can be driven from either \overline{LDC} or DONE. Using \overline{LDC} avoids potential contention on the DIN pin, if this pin is configured as user-I/O, but \overline{LDC} is then restricted to be a permanently High user output after configuration. Using DONE can also avoid contention on DIN, provided the early DONE option is invoked.

Figure 51 on page 62 shows a full master/slave system. The leftmost device is in Master Serial mode.

Master Serial mode is selected by a <000> on the mode pins (M2, M1, M0).



	Description		Symbol	Min	Max	Units
CCLK	DIN setup	1	T _{DSCK}	20		ns
COLK	DIN hold	2	T _{CKDS}	0		ns

Notes: 1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until Vcc is valid.

2. Master Serial mode timing is based on testing in slave mode.

Figure 53: Master Serial Mode Programming Switching Characteristics



Master Parallel Modes

In the two Master Parallel modes, the lead FPGA directly addresses an industry-standard byte-wide EPROM, and accepts eight data bits just before incrementing or decrementing the address outputs.

The eight data bits are serialized in the lead FPGA, which then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal delay of 1.5 CCLK periods, after the rising CCLK edge that accepts a byte of data (and also changes the EPROM address) until the falling CCLK edge that makes the LSB (D0) of this byte appear at DOUT. This means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

The PROM address pins can be incremented or decremented, depending on the mode pin settings. This option allows the FPGA to share the PROM with a wide variety of microprocessors and microcontrollers. Some processors must boot from the bottom of memory (all zeros) while others must boot from the top. The FPGA is flexible and can load its configuration bitstream from either end of the memory.

Master Parallel Up mode is selected by a <100> on the mode pins (M2, M1, M0). The EPROM addresses start at 00000 and increment.

Master Parallel Down mode is selected by a <110> on the mode pins. The EPROM addresses start at 3FFFF and decrement.

Additional Address lines in XC4000 devices

The XC4000X devices have additional address lines (A18-A21) allowing the additional address space required to daisy-chain several large devices.

The extra address lines are programmable in XC4000EX devices. By default these address lines are not activated. In the default mode, the devices are compatible with existing XC4000 and XC4000E products. If desired, the extra address lines can be used by specifying the address lines option in bitgen as 22 (bitgen -g AddressLines:22). The lines (A18-A21) are driven when a master device detects, via the bitstream, that it should be using all 22 address lines. Because these pins will initially be pulled high by internal pull-ups, designers using Master Parallel Up mode should use external pull down resistors on pins A18-A21. If Master Parallel Down mode is used external resistors are not necessary.

All 22 address lines are always active in Master Parallel modes with XC4000XL devices. The additional address lines behave identically to the lower order address lines. If the Address Lines option in bitgen is set to 18, it will be ignored by the XC4000XL device.

The additional address lines (A18-A21) are not available in the PC84 package.





Figure 54: Master Parallel Mode Circuit Diagram





	Description		Symbol	Min	Max	Units
	Delay to Address valid	1	T _{RAC}	0	200	ns
RCLK	Data setup time	2	T _{DRC}	60		ns
	Data hold time	3	T _{RCD}	0		ns

Notes: 1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until Vcc is valid.

This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than 500 ns. EPROM data output has no hold-time requirements.

Figure 55: Master Parallel Mode Programming Switching Characteristics

^{2.} The first Data byte is loaded and CCLK starts at the end of the first RCLK active cycle (rising edge).



Synchronous Peripheral Mode

Synchronous Peripheral mode can also be considered Slave Parallel mode. An external signal drives the CCLK input(s) of the FPGA(s). The first byte of parallel configuration data must be available at the Data inputs of the lead FPGA a short setup time before the rising CCLK edge. Subsequent data bytes are clocked in on every eighth consecutive rising CCLK edge.

The same CCLK edge that accepts data, also causes the RDY/ $\overline{\text{BUSY}}$ output to go High for one CCLK period. The pin name is a misnomer. In Synchronous Peripheral mode it is really an ACKNOWLEDGE signal. Synchronous operation does not require this response, but it is a meaningful signal for test purposes. Note that RDY/ $\overline{\text{BUSY}}$ is pulled High with a high-impedance pullup prior to $\overline{\text{INIT}}$ going High.

The lead FPGA serializes the data and presents the preamble data (and all data that overflows the lead device) on its DOUT pin. There is an internal delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

In order to complete the serial shift operation, 10 additional CCLK rising edges are required after the last data byte has been loaded, plus one more CCLK cycle for each daisy-chained device.

Synchronous Peripheral mode is selected by a <011> on the mode pins (M2, M1, M0).





Figure 56: Synchronous Peripheral Mode Circuit Diagram





	Description	Symbol	Min	Max	Units
	INIT (High) setup time	T _{IC}	5		μs
	D0 - D7 setup time	T _{DC}	60		ns
CCLK	D0 - D7 hold time	T _{CD}	0		ns
COLK	CCLK High time	Тссн	50		ns
	CCLK Low time	T _{CCL}	60		ns
	CCLK Frequency	F _{CC}		8	MHz

Notes: 1. Peripheral Synchronous mode can be considered Slave Parallel mode. An external CCLK provides timing, clocking in the **first** data byte on the **second** rising edge of CCLK after INIT goes High. Subsequent data bytes are clocked in on every eighth consecutive rising edge of CCLK.

- 2. The RDY/BUSY line goes High for one CCLK period after data has been clocked in, although synchronous operation does not require such a response.
- 3. The pin name RDY/BUSY is a misnomer. In Synchronous Peripheral mode this is really an ACKNOWLEDGE signal.
- 4. Note that data starts to shift out serially on the DOUT pin 0.5 CCLK periods after it was loaded in parallel. Therefore, additional CCLK pulses are clearly required after the last byte has been loaded.

Figure 57: Synchronous Peripheral Mode Programming Switching Characteristics



Asynchronous Peripheral Mode

Write to FPGA

Asynchronous Peripheral mode uses the trailing edge of the logic AND condition of \overline{WS} and $\overline{CS0}$ being Low and \overline{RS} and CS1 being High to accept byte-wide data from a microprocessor bus. In the lead FPGA, this data is loaded into a double-buffered UART-like parallel-to-serial converter and is serially shifted into the internal logic.

The lead FPGA presents the preamble data (and all data that overflows the lead device) on its DOUT pin. The RDY/BUSY output from the lead FPGA acts as a hand-shake signal to the microprocessor. RDY/BUSY goes Low when a byte has been received, and goes High again when the byte-wide input buffer has transferred its information into the shift register, and the buffer is ready to receive new data. A new write may be started immediately, as soon as the RDY/BUSY output has gone Low, acknowledging receipt of the previous data. Write may not be terminated until RDY/BUSY is High again for one CCLK period. Note that RDY/BUSY is pulled High with a high-impedance pull-up prior to INIT going High.

The length of the $\overline{\text{BUSY}}$ signal depends on the activity in the UART. If the shift register was empty when the new byte was received, the $\overline{\text{BUSY}}$ signal lasts for only two CCLK periods. If the shift register was still full when the new byte was received, the $\overline{\text{BUSY}}$ signal can be as long as nine CCLK periods.

Note that after the last byte has been entered, only seven of its bits are shifted out. CCLK remains High with DOUT equal to bit 6 (the next-to-last bit) of the last byte entered.

The READY/BUSY handshake can be ignored if the delay from any one Write to the end of the next Write is guaranteed to be longer than 10 CCLK periods.

Status Read

The logic AND condition of the $\overline{CS0}$, CS1 and \overline{RS} inputs puts the device status on the Data bus.

- · D7 High indicates Ready
- · D7 Low indicates Busy
- D0 through D6 go unconditionally High

It is mandatory that the whole start-up sequence be started and completed by one byte-wide input. Otherwise, the pins used as Write Strobe or Chip Enable might become active outputs and interfere with the final byte transfer. If this transfer does not occur, the start-up sequence is not completed all the way to the finish (point F in Figure 47 on page 55).

In this case, at worst, the internal reset is not released. At best, Readback and Boundary Scan are inhibited. The length-count value, as generated by the XACT*step* software, ensures that these problems never occur.

Although RDY/BUSY is brought out as a separate signal, microprocessors can more easily read this information on one of the data lines. For this purpose, D7 represents the RDY/BUSY status when RS is Low, WS is High, and the two chip select lines are both active.

Asynchronous Peripheral mode is selected by a <101> on the mode pins (M2, M1, M0).





Figure 58: Asynchronous Peripheral Mode Circuit Diagram





X6097

	Description	,	Symbol	Min	Max	Units
Write	Effective Write time (CS0, WS=Low; RS, CS1=High)	1	T _{CA}	100		ns
vvrite	DIN setup time	2	T _{DC}	60		ns
	DIN hold time	3	T _{CD}	0		ns
	RDY/BUSY delay after end of Write or Read	4	T _{WTRB}		60	ns
RDY	RDY/BUSY active after beginning of Read	7			60	ns
	RDY/BUSY Low output (Note 4)	6	T _{BUSY}	2	9	CCLK periods

Notes: 1. Configuration must be delayed until the $\overline{\text{INIT}}$ pins of all daisy-chained FPGAs are High.


- 2. The time from the end of WS to CCLK cycle for the new byte of data depends on the completion of previous byte processing and the phase of the internal timing generator for CCLK.
- 3. CCLK and DOUT timing is tested in slave mode.
- 4. T_{BUSY} indicates that the double-buffered parallel-to-serial converter is not yet ready to receive new data. The shortest T_{BUSY} occurs when a byte is loaded into an empty parallel-to-serial converter. The longest T_{BUSY} occurs when a new word is loaded into the input register before the second-level buffer has started shifting out data.

This timing diagram shows very relaxed requirements. Data need not be held beyond the rising edge of WS. RDY/BUSY will go active within 60 ns after the end of WS. A new write may be asserted immediately after RDY/BUSY goes Low, but write may not be terminated until RDY/BUSY has been High for one CCLK period.

Figure 59: Asynchronous Peripheral Mode Programming Switching Characteristics



Configuration Switching Characteristics



Master Modes (XC4000E/EX)

Description		Symbol	Min	Max	Units
	M0 = High	T _{POR}	10	40	ms
Power-On Reset	M0 = Low	T _{POR}	40	130	ms
Program Latency		T _{PI}	1	4	μs per CLB column
CCLK (output) Delay		T _{ICCK}	40	250	μs
CCLK (output) Period, slow		T _{CCLK}	640	2000	ns
CCLK (output) Period, fast		T _{CCLK}	80	250	ns

Master Modes (XC4000XL)

Descripti	on	Symbol	Min	Max	Units
	M0 = High	T _{POR}	10	40	ms
Power-On Reset	M0 = Low	T _{POR}	40	130	ms
Program Latency		T _{Pl}	1	4	μs per CLB column
CCLK (output) Delay		T _{ICCK}	40	250	μs
CCLK (output) Period, slow		T _{CCLK}	540	1600	ns
CCLK (output) Period, fast		T _{CCLK}	67	200	ns

Slave and Peripheral Modes(All)

Description	Symbol	Min	Max	Units
Power-On Reset	T _{POR}	10	33	ms
Program Latency	T _{PI}	1	4	μs per CLB column
CCLK (input) Delay (required)	T _{ICCK}	4		μs
CCLK (input) Period (required)	T _{CCLK}	100		ns



XC4000XL Switching Characteristics

Definition of Terms

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or families.

Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered final.

All specifications subject to change without notice.

Additional Specifications

Except for pin-to-pin input and output parameters, the a.c. parameter delay specifications included in this document are derived from measuring internal test patterns. All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications. For design considerations requiring more detailed timing information, see the appropriate family a.c. supplements available on the Xilinx WEBLINX at http://www.xilinx.com.

Absolute Maximum Ratings

Symbol	Description			Units
V _{CC}	Supply voltage relative to GND		-0.5 to 4.0	V
V _{IN}	Input voltage relative to GND (Note 1)		-0.5 to 5.5	V
V _{TS}	Voltage applied to 3-state output (Note 1)	-0.5 to 5.5	V	
V _{CCt}	Longest Supply Voltage Rise Time from 1 V to 3V	50	ms	
T _{STG}	Storage temperature (ambient)		-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in. = 1	.5 mm)	+260	°C
Тл	Junction temperature	ction temperature Ceramic packages		
' J		Plastic packages	+125	°C

Note 1: Maximum DC overshoot or undershoot above V_{cc} or below GND must be limited to either 0.5 V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to -2.0 V or overshoot to + 7.0 V, provided this over- or undershoot lasts less than 10 ns and with the forcing current being limited to 200 mA.

Note 2: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

Recommended Operating Conditions

Symbol	Description		Min	Max	Unit s
	Supply voltage relative to GND, $T_J = 0$ °C to +85°C	Commercial	3.0	3.6	٧
V _{CC}	Supply voltage relative to GND, $T_J = -40$ °C to $+100$ °C	Industrial	3.0	3.6	V
V _{IH}	High-level input voltage		50% of V _{CC}	5.5	V
V _{IL}	Low-level input voltage		0	30% of V _{CC}	V
T _{IN}	Input signal transition time			250	ns

Note 1: At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.35% per °C.

Note 2: Input and output measurement threshold is ~50% of V_{CC}.



DC Characteristics Over Recommended Operating Conditions

Symbol	Description		Min	Max	Units
V	High-level output voltage @ I_{OH} = -4.0 mA, V_{CC}	min (LVTTL)	2.4		٧
V _{OH}	High-level output voltage @ I_{OH} = -500 μ A, (LVC	MOS)	90% V _{CC}		٧
V _{OL}	Low-level output voltage @ I _{OL} = 12.0 mA, V _{CC} r		0.4	٧	
	Low-level output voltage @ I_{OL} = 1500 μ A, (LVC	MOS)		10% V _{CC}	٧
V_{DR}	Data Retention Supply Voltage (below which cor	2.5		٧	
Icco	Quiescent FPGA supply current (Note 2)		5	mA	
Ι _L	Input or output leakage current		-10	+10	μΑ
C _{IN}	Input capacitance (sample tested)	BGA, SBGA, PQ, HQ, MQ packages		10	pF
		PGA packages		16	pF
I _{RPU}	Pad pull-up (when selected) @ V _{in} = 0 V (sample	e tested)	0.02	0.25	mA
I _{RPD}	Pad pull-down (when selected) @ V _{in} = 3.6 V (sa	0.02	0.15	mA	
I _{RLL}	Horizontal Longline pull-up (when selected) @ lo	gic Low	0.3	2.0	mA

Note 1: With up to 64 pins simultaneously sinking 12 mA.

Note 2: With no output current loads, no active input or Longline pull-up resistors, all I/O pins Tri-stated and floating.

XC4000XL Global Buffer Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven from the same global clock, the delay is longer. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature. Values apply to all XC4000XL devices and are expressed in nanoseconds unless otherwise noted.

XC4000XL Global Low Skew Buffer to Clock K

		Speed Grade	All	-3	-2	-1	-09	-08	Units
Description	Symbol	Device	Min	Max	Max	Max	Max	Max	Ullits
Delay from pad through GLS buffer to	T _{GLS}	XC4002XL	0.3	2.1	1.8	1.6	1.5		ns
any clock input, K		XC4005XL	0.4	2.7	2.3	2.0	1.9		ns
		XC4010XL	0.5	3.2	2.8	2.4	2.3		ns
		XC4013XL	0.6	3.6	3.1	2.7	2.6	2.3	ns
		XC4020XL	0.7	4.0	3.5	3.0	2.9		ns
		XC4028XL	0.9	4.4	3.8	3.3	3.2		ns
		XC4036XL	1.1	4.8	4.2	3.6	3.5	3.1	ns
		XC4044XL	1.2	5.3	4.6	4.0	3.9		ns
		XC4052XL	1.3	5.7	5.0	4.5	4.4		ns
		XC4062XL	1.4	6.3	5.4	4.7	4.6	4.0	ns
		XC4085XL	1.6	7.2	6.2	5.7	5.5		ns



XC4000XL Global Buffer Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven from the same global clock, the delay is longer. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature. Values apply to all XC4000XL devices and are expressed in nanoseconds unless otherwise noted.

XC4000XL Global Early BUFGE #s 1, 2, 5, and 6 to IOB Clock

	S	All	-3	-2	-1	-09	-08	Units	
Description	Symbol	Device	Min	Max	Max	Max	Max	Max	Units
Delay from pad through GE buffer to any	T _{GE}	XC4002XL	0.1	1.6	1.4	1.3	1.2		ns
IOB clock input.		XC4005XL	0.3	1.9	1.8	1.7	1.6		ns
		XC4010XL	0.3	2.2	1.9	1.7	1.7		ns
		XC4013XL	0.4	2.4	2.1	1.8	1.7	1.5	ns
		XC4020XL	0.4	2.6	2.2	2.1	2.0		ns
		XC4028XL	0.3	2.8	2.4	2.1	2.0		ns
		XC4036XL	0.3	3.1	2.7	2.3	2.2	1.9	ns
		XC4044XL	0.2	3.5	3.0	2.6	2.4		ns
		XC4052XL	0.3	4.0	3.5	3.0	3.0		ns
		XC4062XL	0.3	4.9	4.3	3.7	3.4	3.0	ns
		XC4085XL	0.4	5.8	5.1	4.7	4.3		ns

XC4000XL Global Early BUFGE #s 3, 4, 7, and 8 to IOB Clock

	S	peed Grade	All	-3	-2	-1	-09	-08	Units
Description	Symbol	Device	Min	Max	Max	Max	Max	Max	
Delay from pad through GE buffer to any	T _{GE}	XC4002XL	0.5	2.8	2.5	2.1	1.7		ns
IOB clock input.		XC4005XL	0.7	3.1	2.8	2.7	2.5		ns
		XC4010XL	0.7	3.5	3.1	2.8	2.7		ns
		XC4013XL	0.7	3.8	3.3	2.9	2.8	2.4	ns
		XC4020XL	0.8	4.1	3.6	3.4	3.2		ns
		XC4028XL	0.9	4.4	3.9	3.4	3.3		ns
		XC4036XL	0.9	4.7	4.2	3.7	3.6	3.1	ns
		XC4044XL	1.0	5.1	4.5	4.0	3.7		ns
		XC4052XL	1.1	5.5	4.8	4.3	4.3		ns
		XC4062XL	1.2	5.9	5.2	4.8	4.5	4.0	ns
		XC4085XL	1.3	6.8	6.0	5.5	5.2		ns



XC4000XL CLB Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000XL devices and are expressed in nanoseconds unless otherwise noted.

	Speed Grade	-	3	-	2	-	1	-(09	-(08
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Combinatorial Delays											
F/G inputs to X/Y outputs	T _{ILO}		1.6		1.5		1.3		1.2		1.1
F/G inputs via H' to X/Y outputs	TIHO		2.7		2.4		2.2		2.0		1.9
F/G inputs via transparent latch to Q outputs	T _{ITO}		2.9		2.6		2.2		2.0		1.8
C inputs via SR/H0 via H to X/Y outputs	T _{HH0O}		2.5		2.2		2.0		1.8		1.8
C inputs via H1 via H to X/Y outputs	T _{HH1O}		2.4		2.1		1.9		1.6		1.5
C inputs via DIN/H2 via H to X/Y outputs	T _{HH2O}		2.5		2.2		2.0		1.8		1.8
C inputs via EC, DIN/H2 to YQ, XQ output (bypass)	T _{CBYP}		1.5		1.3		1.1		1.0		0.9
CLB Fast Carry Logic											
Operand inputs (F1, F2, G1, G4) to C _{OUT}	TOPCY		2.7		2.3		2.0		1.6		1.6
Add/Subtract input (F3) to C _{OUT}	TASCY		3.3		2.9		2.5		1.8		1.8
Initialization inputs (F1, F3) to C _{OUT}	TINCY		2.0		1.8		1.5 2.4		1.0		0.9
C_{IN} through function generators to X/Y outputs C_{IN} to C_{OUT} , bypass function generators	T _{SUM}		2.8 0.26		2.6 0.23		0.20		1.7 0.14		1.5 0.14
C_{IN} to C_{OUT} , bypass function generators Carry Net Delay, C_{OUT} to C_{IN}	TBYP		0.26		0.23		0.20		0.14		0.14
	T _{NET}		0.32		1 0.20		1 0.23		0.24		0.24
Sequential Delays	<u> </u>		T 64		1 4 6		1 4 6		l ae		1 4 4
Clock K to Flip-Flop outputs Q Clock K to Latch outputs Q	T _{CKO} T _{CKLO}		2.1 2.1		1.9 1.9		1.6 1.6		1.5 1.5		1.4
Setup Time before Clock K	· GREO	<u> </u>	1	<u> </u>	1		1		1		T
F/G inputs	T _{ICK}	1.1		1.0		0.9		0.8		0.8	
F/G inputs via H	TIHCK	2.2		1.9		1.7		1.6		1.5	
C inputs via H0 through H	THHOCK	2.0		1.7		1.6		1.4		1.4	
C inputs via H1 through H	T _{HH1CK}	1.9		1.6		1.4		1.2		1.1	
C inputs via H2 through H	T _{HH2CK}	2.0		1.7		1.6		1.4		1.4	
C inputs via DIN	TDICK	0.9		0.8		0.7		0.6		0.6	
C inputs via EC	TECCK	1.0		0.9		0.8		0.7		0.7	
C inputs via S/R, going Low (inactive)	TRCK	0.6		0.5		0.5		0.4		0.4	
CIN input via F/G	T _{CCK}	2.3		2.1		1.9		1.3		1.2	
CIN input via F/G and H	T _{CHCK}	3.4		3.0		2.7		2.1		2.0	
Hold Time after Clock K											
F/G inputs	T _{CKI}	0		0		0		0		0	
F/G inputs via H	T _{CKIH}	0		0		0		0		0	
C inputs via SR/H0 through H	T _{CKHH0}	0		0		0		0		0	
C inputs via H1 through H	T _{CKHH1}	0		0		0		0		0	
C inputs via DIN/H2 through H	T _{CKHH2}	0		0		0		0		0	
C inputs via DIN/H2	TCKDI	0		0		0		0		0	
C inputs via SR gains Law (inactive)	TCKEC	0		0		0		0		0	
C inputs via SR, going Low (inactive) Clock	T _{CKR}	"		U		U	<u> </u>	U			<u> </u>
	_				ı		1		ı		1
Clock High time Clock Low time	T _{CH} T _{CL}	3.0 3.0		2.8 2.8		2.5 2.5		2.3 2.3		2.1	
Set/Reset Direct	, CL	1 5.5	<u> </u>		L		<u> </u>		<u> </u>		
Width (High)	T _{RPW}	3.0		2.8		2.5		2.3		2.3	T
Delay from C inputs via S/R, going High to Q	T _{RIO}		3.7		3.2		2.8		2.7		2.6
Global Set/Reset											
Minimum GSR Pulse Width	T _{MRW}		19.8		17.3		15.0		14.0		14.0
Delay from GSR input to any Q	T _{MRQ}		See p	age 14	for T _{RI}	_{RI} value	s per d	evice.			†
Toggle Frequency (MHz) (for export control)	F _{TOG} (MHz)		166	<u> </u>	179		200		217		238



XC4000XL RAM Synchronous (Edge-Triggered) Write Operation Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000XL devices and are expressed in nanoseconds unless otherwise noted.

Single Port RAM	Spec	d Grade	-	3	-	2	-	1	-09		-(08
Single Fort HAIM	Size	Symbol	Min	Max								
Write Operation												
Address write cycle time (clock K period)	16x2 32x1	T _{WCS} T _{WCTS}	9.0 9.0		8.4 8.4		7.7 7.7		7.4 7.4		7.4 7.4	
Clock K pulse width (active edge)	16x2 32x1	T _{WPS} T _{WPTS}	4.5 4.5		4.2 4.2		3.9 3.9		3.7 3.7		3.7 3.7	
Address setup time before clock K	16x2 32x1	T _{ASS} T _{ASTS}	2.2 2.2		2.0 2.0		1.7 1.7		1.7 1.7		1.6 1.7	
Address hold time after clock K	16x2 32x1	T _{AHS} T _{AHTS}	0		0 0		0		0		0 0	
DIN setup time before clock K	16x2 32x1	T _{DSS} T _{DSTS}	2.0 2.5		1.9 2.3		1.7 2.1		1.7 2.1		1.7 2.1	
DIN hold time after clock K	16x2 32x1	T _{DHS} T _{DHTS}	0		0		0		0		0 0	
WE setup time before clock K	16x2 32x1	T _{WSS} T _{WSTS}	2.0 1.8		1.8 1.7		1.6 1.5		1.6 1.5		1.6 1.5	
WE hold time after clock K	16x2 32x1	T _{WHS} T _{WHTS}	0 0		0 0		0		0		0 0	
Data valid after clock K	16x2 32x1	T _{wos} T _{wots}		6.8 8.1		6.3 7.5		5.8 6.9		5.8 6.7		5.7 6.7
Read Operation												
Address read cycle time	16x2 32x1	T _{RC} T _{RCT}	4.5 6.5		3.1 5.5		2.6 3.8		2.6 3.8		2.6 3.8	
Data Valid after address change (no Write Enable)	16x2 32x1	T _{ILO} T _{IHO}		1.6 2.7		1.5 2.4		1.3 2.2		1.2 2.0		1.1 1.9
Address setup time before clock K	16x2 32x1	T _{ICK} T _{IHCK}	1.1 2.2		1.0 1.9		0.9 1.7		0.8 1.6		0.8 1.5	





XC4000XL CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000XL devices and are expressed in nanoseconds unless otherwise noted.

Dual Port RAM	Speed Grade		-3		-2		1		-09		-08	
	Size	Symbol	Min	Max								
Address write cycle time (clock K period)	16x1	Twcps	9.0		8.4		7.7		7.4		7.4	
Clock K pulse width (active edge)	16x1	T _{WPDS}	4.5		4.2		3.9		3.7		3.7	
Address setup time before clock K	16x1	TASDS	2.5		2.0		1.7		1.7		1.6	
Address hold time after clock K	16x1	TAHDS	0		0		0		0		0	
DIN setup time before clock K	16x1	T _{DSDS}	2.5		2.3		2.0		2.0		2.0	
DIN hold time after clock K	16x1	T _{DHDS}	0		0		0		0		0	
WE setup time before clock K	16x1	T _{WSDS}	1.8		1.7		1.6		1.6		1.6	
WE hold time after clock K	16x1	T _{WHDS}	0		0		0		0		0	
Data valid after clock K	16x1	T _{WODS}		7.8		7.3		6.7		6.7		6.6

XC4000XL CLB RAM Synchronous (Edge-Triggered) Write Timing







XC4000XL Pin-to-Pin Output Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values are expressed in nanoseconds unless otherwise noted.

XC4000XL Output Flip-Flop, Clock to Out

	S	Speed Grade		-3	-2	-1	-09	-08	Units
Description	Symbol	Device	Min	Max	Max	Max	Max	Max	Ullits
Global Low Skew Clock to Output us-	T _{ICKOF}	XC4002XL	1.2	7.1	6.1	5.4	5.1		ns
ing Output Flip Flop		XC4005XL	1.3	7.7	6.6	5.8	5.4		ns
		XC4010XL	1.4	8.2	7.1	6.2	5.8		ns
		XC4013XL	1.5	8.6	7.4	6.5	6.1	5.6	ns
		XC4020XL	1.6	9.0	7.8	6.8	6.4		ns
		XC4028XL	1.8	9.4	8.1	7.1	6.7		ns
		XC4036XL	2.0	9.8	8.5	7.4	7.0	6.4	ns
		XC4044XL	2.1	10.3	8.9	7.8	7.4		ns
		XC4052XL	2.2	10.7	9.3	8.3	7.9		ns
		XC4062XL	2.3	11.3	9.7	8.5	8.1	7.3	ns
		XC4085XL	2.5	12.2	10.5	9.5	9.0		ns
For output SLOW option add	T _{SLOW}	All Devices	0.5	3.0	2.5	2.0	1.7	1.6	ns

Notes: Clock-to-out minimum delay is measured with the fastest route and the lightest load, Clock-to-out maximum delay is measured using the farthest distance and a reference load of one clock pin (IK or OK) per IOB as well as driving all accessible CLB flip-flops. For designs with a smaller number of clock loads, the pad-to-IOB clock pin delay as determined by the static timing analyzer (TRCE) can be added to the AC parameter Tokpof and used as a worst-case pin-to-pin clock-to-out delay for clocked outputs for FAST mode configurations.

Output timing is measured at ~50% V_{CC} threshold with 50 pF external capacitive load. For different loads, see Figure 1.

Capacitive Load Factor

Figure 60 shows the relationship between I/O output delay and load capacitance. It allows a user to adjust the specified output delay if the load capacitance is different than 50 pF. For example, if the actual load capacitance is 120 pF, add 2.5 ns to the specified delay. If the load capacitance is 20 pF, subtract 0.8 ns from the specified output delay.

Figure 60 is usable over the specified operating conditions of voltage and temperature and is independent of the output slew rate control.




Figure 60: Delay Factor at Various Capacitive Loads



XC4000XL Pin-to-Pin Output Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values are expressed in nanoseconds unless otherwise noted.

XC4000XL Output Flip-Flop, Clock to Out, BUFGE #s 1, 2, 5, and 6

	9	peed Grade	All	-3	-2	-1	-09	-08	Units
Description	Symbol	Device	Min	Max	Max	Max	Max	Max	Oille
Global Early Clock to Output using	T _{ICKEOF}	XC4002XL	1.0	6.6	5.7	5.1	4.8		ns
Output Flip Flop. Values are for BUF-		XC4005XL	1.2	6.9	6.1	5.5	5.2		ns
GE #s 1, 2, 5, and 6.		XC4010XL	1.2	7.2	6.2	5.5	5.3		ns
		XC4013XL	1.3	7.4	6.4	5.6	5.3	4.8	ns
		XC4020XL	1.3	7.6	6.5	5.9	5.6		ns
		XC4028XL	1.2	7.8	6.7	5.9	5.6		ns
		XC4036XL	1.2	8.1	7.0	6.1	5.8	5.2	ns
		XC4044XL	1.1	8.5	7.3	6.4	6.0		ns
		XC4052XL	1.2	9.0	7.8	6.8	6.6		ns
		XC4062XL	1.2	9.9	8.6	7.5	7.0	6.3	ns
		XC4085XL	1.3	10.8	9.4	8.5	7.9		ns

Notes: Clock-to-out minimum delay is measured with the fastest route and the lightest load, Clock-to-out maximum delay is measured using the farthest distance and a reference load of one clock pin (IK or OK) per IOB as well as driving all accessible CLB flip-flops. For designs with a smaller number of clock loads, the pad-to-IOB clock pin delay as determined by the static timing analyzer (TRCE) can be added to the AC parameter Tokpof and used as a worst-case pin-to-pin clock-to-out delay for clocked outputs for FAST mode configurations.

Output timing is measured at ~50% V_{CC} threshold with 50 pF external capacitive load. For different loads, see Figure 1.

XC4000XL Output Flip-Flop, Clock to Out, BUFGE #s 3, 4, 7, and 8

	Speed Grade		All	-3	-2	-1	-09	-08	Units
Description	Symbol	Device	Min	Max	Max	Max	Max	Max	
Global Early Clock to Output using	T _{ICKEOF}	XC4002XL	1.3	7.8	6.8	5.9	5.3		ns
Output Flip Flop. Values are for BUF-		XC4005XL	1.5	8.1	7.1	6.5	6.1		ns
GE #s 3, 4, 7, and 8.		XC4010XL	1.6	8.5	7.4	6.6	6.3		ns
		XC4013XL	1.6	8.8	7.6	6.7	6.4	5.7	ns
		XC4020XL	1.7	9.1	7.9	7.2	6.8		ns
		XC4028XL	1.7	9.4	8.2	7.2	6.9		ns
		XC4036XL	1.8	9.7	8.5	7.5	7.2	6.4	ns
		XC4044XL	1.9	10.1	8.8	7.8	7.3		ns
		XC4052XL	2.0	10.5	9.1	8.1	7.9		ns
		XC4062XL	2.0	10.9	9.5	8.6	8.1	7.3	ns
		XC4085XL	2.2	11.8	10.3	9.3	8.8		ns

Notes: Clock-to-out minimum delay is measured with the fastest route and the lightest load, Clock-to-out maximum delay is measured using the farthest distance and a reference load of one clock pin (IK or OK) per IOB as well as driving all accessible CLB flip-flops. For designs with a smaller number of clock loads, the pad-to-IOB clock pin delay as determined by the static timing analyzer (TRCE) can be added to the AC parameter Tokpof and used as a worst-case pin-to-pin clock-to-out delay for clocked outputs for FAST mode configurations.

Output timing is measured at ~50% V_{CC} threshold with 50 pF external capacitive load. For different loads, see Figure 1.



XC4000XL Pin-to-Pin Input Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values are expressed in nanoseconds unless otherwise noted

XC4000XL Global Low Skew Clock, Set-Up and Hold

	S	peed Grade	-3	-2	-1	-09	-08	Units
Description	Symbol	Device	Min	Min	Min	Min	Min	Units
Input Setup and Hold Times								
No Delay	T_{PSN}/T_{PHN}	XC4002XL	2.5 / 1.5	2.2 / 1.3	1.9 / 1.2	1.7 / 1.0		ns
Global Low Skew Clock and IFF		XC4005XL	1.2 / 2.6	1.1 / 2.2	0.9/2.0	0.8 / 1.7		ns
Global Low Skew Clock and FCL		XC4010XL	1.2 / 3.0	1.1 / 2.6	0.9 / 2.3	0.8 / 2.0		ns
		XC4013XL	1.2 / 3.2	1.1 / 2.8	0.9/2.4	0.8 / 2.1	0.8 / 2.1	ns
		XC4020XL	1.2 / 3.7	1.1 / 3.2	0.9 / 2.8	0.8 / 2.4		ns
		XC4028XL	1.2 / 4.4	1.1 / 3.8	0.9/3.3	0.8 / 2.9		ns
		XC4036XL	1.2 / 5.5	1.1 / 4.8	0.9 / 4.1	0.8/3.6	0.8 / 3.6	ns
		XC4044XL	1.2 / 5.8	1.1 / 5.0	0.9 / 4.4	0.8/3.8		ns
		XC4052XL	1.2 / 7.1	1.1 / 6.2	0.9 / 5.4	0.8 / 4.7		ns
		XC4062XL	1.2 / 7.0	1.1 / 6.1	0.9 / 5.3	0.8 / 4.6	0.8 / 4.6	ns
		XC4085XL	1.2 / 9.4	1.1 / 8.2	0.9 / 7.1	0.8 / 6.2		ns
Partial Delay	T _{PSP} /T _{PHP}	XC4002XL	8.4 / 0.0	7.3 / 0.0	6.3 / 0.0	5.5 / 0.0		ns
Global Low Skew Clock and IFF		XC4005XL	10.5/0.0	9.1 / 0.0	7.9 / 0.0	6.9 / 0.0		ns
Global Low Skew Clock and FCL		XC4010XL	11.1 / 0.0	9.7 / 0.0	8.4 / 0.0	7.3 / 0.0		ns
		XC4013XL*	6.1 / 1.0	5.3 / 1.0	4.6 / 1.0	4.0 / 1.0	3.7 / 0.5	ns
		XC4020XL	11.9 / 1.0	10.3 / 1.0	9.0 / 1.0	7.8 / 1.0		ns
		XC4028XL	12.3 / 1.0	10.7 / 1.0	9.3 / 1.0	8.1 / 1.0		ns
		XC4036XL*	6.4 / 1.0	5.6 / 1.0	4.8 / 1.0	4.2 / 1.0	4.0/ 0.8	ns
		XC4044XL	13.1 / 1.0	11.4 / 1.0	9.9 / 1.0	8.6 / 1.0		ns
		XC4052XL	11.9 / 1.0	10.3 / 1.0	9.0 / 1.0	7.8 / 1.0		ns
		XC4062XL*	6.7 / 1.2	5.8 / 1.2	5.1 / 1.2	4.4 / 1.2	4.2/ 1.0	ns
		XC4085XL	12.9 / 1.2	11.2 / 1.2	9.8 / 1.2	8.5 / 1.2		ns
Full Delay	T _{PSD} /T _{PHD}	XC4002XL	6.8 / 0.0	6.0 / 0.0	5.2 / 0.0	4.5 / 0.0		ns
Global Low Skew Clock and IFF		XC4005XL	8.8 / 0.0	7.6 / 0.0	6.6 / 0.0	5.6 / 0.0		ns
		XC4010XL	9.0 / 0.0	7.8 / 0.0	6.8 / 0.0	5.8 / 0.0		ns
		XC4013XL*	6.4 / 0.0	6.0 / 0.0	5.6 / 0.0	4.8 / 0.0	4.8 / 0.0	ns
		XC4020XL	8.8 / 0.0	7.6 / 0.0	6.6 / 0.0	6.2 / 0.0		ns
		XC4028XL	9.3 / 0.0	8.1 / 0.0	7.0 / 0.0	6.4 / 0.0		ns
		XC4036XL*	6.6 / 0.0	6.2 / 0.0	5.8 / 0.0	5.3 / 0.0	5.3 / 0.0	ns
		XC4044XL	10.6 / 0.0	9.2 / 0.0	8.0 / 0.0	6.8 / 0.0		ns
		XC4052XL	11.2 / 0.0	9.7 / 0.0	8.4 / 0.0	7.0 / 0.0		ns
		XC4062XL*	6.8 / 0.0	6.4 / 0.0	6.0 / 0.0	5.5 / 0.0	5.5 / 0.0	ns
		XC4085XL	12.7 / 0.0	11.0 / 0.0	9.6 / 0.0	8.4 / 0.0		ns

IFF = Input Flip-Flop or Latch

Notes: Input setup time is measured with the fastest route and the lightest load.

Input hold time is measured using the furthest distance and a reference load of one clock pin per IOB as well as driving all accessible CLB flip-flops. For designs with a smaller number of clock loads, the pad-to-IOB clock pin delay as determined by the static timing analyzer (TRCE) can be used as a worst-case pin-to-pin no-delay input hold specification.

^{*} The XC4013XL, XC4036XL, and 4062XL have significantly faster partial and full delay setup times than other devices.



XC4000XL BUFGE #s 1, 2, 5, and 6 Global Early Clock, Set-up and Hold for IFF and FCL

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values are expressed in nanoseconds unless otherwise noted.

	S	Speed Grade	-3	-2	-1	-09	-08	Units
Description	Symbol	Device	Min	Min	Min	Min	Min	Units
Input Setup and Hold								
Times								
No Delay		XC4002XL	2.8 / 1.5	2.5 / 1.3	2.2 / 1.2	1.9 / 1.0		ns
Global Early Clock and IFF	T _{PSEN} /T _{PHEN}	XC4005XL	1.2 / 4.1	1.1 / 3.6	0.9 / 3.1	0.8 / 2.7		ns
Global Early Clock and	T _{PFSEN} /T _{PFHEN}	XC4010XL	1.2 / 4.4	1.1 / 3.8	0.9 / 3.3	0.8 / 2.9		ns
FCL		XC4013XL	1.2 / 4.7	1.1 / 4.1	0.9 / 3.6	0.8 / 3.1	0.5 / 2.7	ns
		XC4020XL	1.2 / 4.6	1.1 / 4.0	0.9 / 3.5	0.8 / 3.0		ns
		XC4028XL	1.2 / 5.3	1.1 / 4.6	0.9 / 4.0	0.8 / 3.5		ns
		XC4036XL	1.2 / 6.7	1.1 / 5.8	0.9 / 5.1	0.8 / 4.4	0.5 / 3.7	ns
		XC4044XL	1.2 / 6.5	1.1 / 5.7	0.9 / 4.9	0.8 / 4.3		ns
		XC4052XL	1.2 / 6.7	1.1 / 5.8	0.9 / 5.1	0.8 / 4.4		ns
		XC4062XL	1.2 / 8.4	1.1 / 7.3	0.9 / 6.3	0.8 / 5.5	0.5 / 4.7	ns
		XC4085XL	1.2 / 8.7	1.1 / 7.5	0.9 / 6.6	0.8 / 5.7		ns
Partial Delay		XC4002XL	8.1 / 0.9	7.0 / 0.8	6.1 / 0.7	5.3 / 0.6		ns
Global Early Clock and IFF	T _{PSEP} /T _{PHEP}	XC4005XL	9.0 / 0.0	8.5 / 0.0	8.0 / 0.0	7.5 / 0.0		ns
Global Early Clock and	T _{PFSEP} /T _{PFHEP}	XC4010XL	11.9 / 0.0	10.4 / 0.0	9.0 / 0.0	8.0 / 0.0		ns
FCL		XC4013XL*	6.4 / 0.0	5.9 / 0.0	5.4 / 0.0	4.9 / 0.0	4.4 / 0.0	ns
		XC4020XL	10.8 / 0.0	10.3 / 0.0	9.8 / 0.0	9.0 / 0.0		ns
		XC4028XL	14.0 / 0.0	12.2 / 0.0	10.6 / 0.0	9.8 / 0.0		ns
		XC4036XL*	7.0 / 0.0	6.6 / 0.0	6.2 / 0.0	5.2 / 0.0	4.7 / 0.0	ns
		XC4044XL	14.6 / 0.0	12.7 / 0.0	11.0 / 0.0	10.8 / 0.0		ns
		XC4052XL	16.4/0.0	14.3 / 0.0	12.4 / 0.0	11.4 / 0.0		ns
		XC4062XL*	9.0 / 0.8	8.6 / 0.8	8.2 / 0.8	7.0 / 0.8	6.3 / 0.5	ns
		XC4085XL	16.7/0.0	14.5 / 0.0	12.6 / 0.0	11.6 / 0.0		ns
Full Delay		XC4002XL	6.7 / 0.0	5.8 / 0.0	5.1 / 0.0	4.4 / 0.0		ns
Global Early Clock and IFF	T _{PSED} /T _{PHED}	XC4005XL	10.8 / 0.0	9.4 / 0.0	8.2 / 0.0	7.1 / 0.0		ns
		XC4010XL	10.3/0.0	9.0 / 0.0	7.8 / 0.0	6.8 / 0.0		ns
		XC4013XL*	10.0/0.0	8.7 / 0.0	7.6 / 0.0	6.6 / 0.0	6.0 / 0.0	ns
		XC4020XL	12.0 / 0.0	10.4 / 0.0	9.1 / 0.0	7.9 / 0.0		ns
		XC4028XL	12.6 / 0.0	11.0 / 0.0	9.5 / 0.0	8.3 / 0.0		ns
		XC4036XL*	12.2 / 0.0	10.6 / 0.0	9.2 / 0.0	8.0 / 0.0	7.2 / 0.0	ns
		XC4044XL	13.8 / 0.0	12.0 / 0.0	10.5 / 0.0	9.1 / 0.0		ns
		XC4052XL	14.1 / 0.0	12.3 / 0.0	10.7 / 0.0	9.3 / 0.0		ns
		XC4062XL*	13.1 / 0.0	11.4 / 0.0	9.9 / 0.0	8.6 / 0.0	7.8 / 0.0	ns
		XC4085XL	17.9 / 0.0	15.6 / 0.0	13.6 / 0.0	11.8 / 0.0		ns

IFF = Input Flip-Flop or Latch, FCL = Fast Capture Latch

Notes: Input setup time is measured with the fastest route and the lightest load.

Input hold time is measured using the furthest distance and a reference load of one clock pin per IOB as well as driving all accessible CLB flip-flops. For designs with a smaller number of clock loads, the pad-to-IOB clock pin delay as determined by the static timing analyzer (TRCE) can be used as a worst-case pin-to-pin no-delay input hold specification.

^{*} The XC4013XL, XC4036XL, and 4062XL have significantly faster partial and full delay setup times than other devices.



XC4000XL BUFGE #s 3, 4, 7, and 8 Global Early Clock, Set-up and Hold for IFF and FCL

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values are expressed in nanoseconds unless otherwise noted.

	9	Speed Grade	-3	-2	-1	-09	-08	Units
Description	Symbol	Device	Min	Min	Min	Min	Min	Units
Input Setup & Hold Times								
No Delay		XC4002XL	3.0 / 2.0	2.6 / 1.7	2.3 / 1.5	2.0 / 1.3		ns
Global Early Clock and	T _{PSEN} /T _{PHEN}	XC4005XL	1.2 / 4.1	1.1 / 3.6	0.9 / 3.1	0.8 / 2.7		ns
IFF	T _{PFSEN} /T _{PFHEN}	XC4010XL	1.2 / 4.4	1.1 / 3.8	0.9 / 3.3	0.8 / 2.9		ns
Global Early Clock and		XC4013XL	1.2 / 4.7	1.1 / 4.1	0.9 / 3.6	0.8 / 3.1	0.5 / 2.7	ns
FCL		XC4020XL	1.2 / 4.6	1.1 / 4.0	0.9 / 3.5	0.8 / 3.0		ns
		XC4028XL	1.2 / 5.3	1.1 / 4.6	0.9 / 4.0	0.8 / 3.5		ns
		XC4036XL	1.2 / 6.7	1.1 / 5.8	0.9 / 5.1	0.8 / 4.4	0.5 / 3.7	ns
		XC4044XL	1.2 / 6.5	1.1 / 5.7	0.9 / 4.9	0.8 / 4.3		ns
		XC4052XL	1.2 / 6.7	1.1 / 5.8	0.9 / 5.1	0.8 / 4.4		ns
		XC4062XL	1.2 / 8.4	1.1 / 7.3	0.9 / 6.3	0.8 / 5.5	0.5 / 4.7	ns
		XC4085XL	1.2 / 8.7	1.1 / 7.5	0.9 / 6.6	0.8 / 5.7		ns
Partial Delay		XC4002XL	7.3 / 1.5	6.4 / 1.3	5.5 / 1.2	4.8 / 1.0		ns
Global Early Clock and	T _{PSEP} /T _{PHEP}	XC4005XL	8.4 / 0.0	7.9 / 0.0	7.4 / 0.0	7.2 / 0.0		ns
IFF	T _{PFSEP} /T _{PFHEP}	XC4010XL	10.3/0.0	9.0 / 0.0	7.8 / 0.0	7.4 / 0.0		ns
Global Early Clock and		XC4013XL*	5.4 / 0.0	4.9 / 0.0	4.4 / 0.0	4.3 / 0.0	4.0 / 0.0	ns
FCL		XC4020XL	9.8 / 0.0	9.3 / 0.0	8.8 / 0.0	8.5 / 0.0		ns
		XC4028XL	12.7 / 0.0	11.0 / 0.0	9.6 / 0.0	9.3 / 0.0		ns
		XC4036XL*	6.4 / 0.8	5.9 / 0.8	5.4 / 0.8	5.0 / 0.8	4.6 / 0.2	ns
		XC4044XL	13.8 / 0.0	12.0 / 0.0	10.4/0.0	10.2 / 0.0		ns
		XC4052XL	14.5/0.0	12.7 / 0.0	11.0/0.0	10.7 / 0.0		ns
		XC4062XL*	8.4 / 1.5	7.9 / 1.5	7.4 / 1.5	6.8 / 1.5	6.2 / 0.0	ns
		XC4085XL	14.5 / 0.0	12.7 / 0.0	11.0/0.0	10.8 / 0.0		ns
Full Delay		XC4002XL	5.9 / 0.0	5.2 / 0.0	4.5 / 0.0	3.9 / 0.0		ns
Global Early Clock and	T _{PSED} /T _{PHED}	XC4005XL	10.8 / 0.0	9.4 / 0.0	8.2 / 0.0	7.1 / 0.0		ns
IFF		XC4010XL	10.3/0.0	9.0 / 0.0	7.8 / 0.0	6.8 / 0.0		ns
		XC4013XL*	10.0/0.0	8.7 / 0.0	7.6 / 0.0	6.6 / 0.0	6.0 / 0.0	ns
		XC4020XL	12.0 / 0.0	10.4 / 0.0	9.1 / 0.0	7.9 / 0.0		ns
		XC4028XL	12.6 / 0.0	11.0 / 0.0	9.5 / 0.0	8.3 / 0.0		ns
		XC4036XL*	12.2/0.0	10.6 / 0.0	9.2 / 0.0	8.0 / 0.0	7.2 / 0.0	ns
		XC4044XL	13.8 / 0.0	12.0 / 0.0	10.5/0.0	9.1 / 0.0		ns
		XC4052XL	14.1 / 0.0	12.3 / 0.0	10.7/0.0	9.3 / 0.0		ns
		XC4062XL*	13.1 / 0.0	11.4 / 0.0	9.9 / 0.0	8.6 / 0.0	7.8 / 0.0	ns
		XC4085XL	17.9 / 0.0	15.6 / 0.0	13.6/0.0	11.8 / 0.0		ns
ICC Invitable Classes Lately	FOL Foot Continue							

IFF = Input Flip Flop or Latch. FCL = Fast Capture Latch

Notes: Input setup time is measured with the fastest route and the lightest load.

Input hold time is measured using the furthest distance and a reference load of one clock pin per IOB as well as driving all accessible CLB flip-flops. For designs with a smaller number of clock loads, the pad-to-IOB clock pin delay as determined by the static timing analyzer (TRCE) can be used as a worst-case pin-to-pin no-delay input hold specification.

^{*} The XC4013XL, XC4036XL, and 4062XL have significantly faster partial and full delay setup times than other devices.



XC4000XL IOB Input Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

		Speed Grade	-3	-2	-1	-09	-08	Units
Description	Symbol	Device	Min	Min	Min	Min	Min	Units
Clocks								
Clock Enable (EC) to Clock (IK)	T _{ECIK}	All devices	0.1	0.1	0.1	0.1	0.1	ns
Delay from FCL enable (OK) active	Tokik	XC4002XL	3.0	2.7	2.3	2.3		ns
edge to IFF clock (IK) active edge		XC4013, 36, 62XL	2.2	1.9	1.6	1.6	1.6	ns
		Balance of Family	2.2	1.9	1.6	1.6		ns
Setup Times								
Pad to Clock (IK), no delay	T _{PICK}	XC4002XL	2.6	2.3	2.0	2.0		ns
	'''	XC4013, 36, 62XL	1.7	1.5	1.3	1.3	1.2	ns
		Balance of Family	1.7	1.5	1.3	1.3		ns
Pad to Clock (IK), via transparent Fast	T _{PICKF}	XC4002XL	3.2	2.9	2.5	2.4		ns
Capture Latch, no delay		XC4013, 36, 62XL	2.3	2.0	1.8	1.7	1.6	ns
		Balance of Family	2.3	2.0	1.8	1.7		ns
Pad to Fast Capture Latch Enable (OK),	T _{POCK}	XC4013, 36, 62XL	1.2	1.0	0.9	0.9	0.9	ns
no delay		Balance of Family	1.2	1.0	0.9	0.9		ns
Hold Times								
All Hold Times		All Devices	0	0	0	0	0	
Global Set/Reset								
Minimum GSR Pulse Width	T _{MRW}	All devices	19.8	17.3	15.0	14.0	14.0	ns
Global Set/Reset			Max	Max	Max	Max	Max	
Delay from GSR input to any Q	T _{RRI*}	XC4002XL	9.8	8.5	7.4	7.0		ns
		XC4005XL	11.3	9.8	8.5	8.1		ns
		XC4010XL	13.9	12.1	10.5	10.0		ns
		XC4013XL	15.9	13.8	12.0	11.4	10.9	ns
		XC4020XL	18.6	16.1	14.0	13.3		ns
		XC4028XL	20.5	17.9	15.5	14.3		ns
		XC4036XL	22.5	19.6	17.0	16.2	16.2	ns
		XC4044XL	25.1	21.9	19.0	18.1		ns
		XC4052XL	27.2	23.6	20.5	19.5		ns
		XC4062XL	29.1	25.3	22.0	20.9	20.4	ns
		XC4085XL	34.4	29.9	26.0	24.7		ns

^{*} Indicates Minimum Amount of Time to Assure Valid Data. IFF = Input Flip-Flop or Latch, FCL = Fast Capture Latch.



XC4000XL IOB Input Switching Characteristic Guidelines (Continued)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

		Speed Grade	-3	-2	-1	-09	-08	Units
Description	Symbol	Device	Max	Max	Max	Max	Max	
Propagation Delays								
Pad to I1, I2	T _{PID}	All devices	1.6	1.4	1.2	1.1	1.0	ns
Pad to I1, I2 via transparent input latch,	T _{PLI}	XC4002XL	4.7	4.2	3.6	3.5		ns
no delay		XC4013, 36, 62XL	3.1	2.7	2.4	2.2	2.1	ns
		Balance of Family	3.1	2.7	2.4	2.2		ns
Pad to I1, I2 via transparent FCL and in-	T _{PFLI}	X4002XL	5.4	4.7	4.1	3.9		ns
put latch, no delay		XC4013, 36, 62XL	3.7	3.3	2.8	2.7	2.5	ns
		Balance of Family	3.7	3.3	2.8	2.7		ns
Clock (IK) to I1, I2 (flip-flop)	T _{IKRI}	All devices	1.7	1.5	1.3	1.2	1.2	ns
Clock (IK) to I1, I2 (latch enable, active	T _{IKLI}	All devices	1.8	1.6	1.4	1.3	1.3	ns
Low)								ns
FCL Enable (OK) active edge to I1, I2	Tokli	XC4002XL	5.2	4.6	4.0	3.8		ns
(via transparent standard input latch)		XC4013, 36, 62XL	3.6	3.1	2.7	2.6	2.5	ns
		Balance of Family	3.6	3.1	2.7	2.6		

IFF = Input Flip-Flop or Latch, FCL = Fast Capture Latch



XC4000XL IOB Output Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). For Propagation Delays, slew-rate = fast unless otherwise noted. Values are expressed in nanoseconds unless otherwise noted.

		-	3	-	2		-1	-(9	-(08
Description	Symbol	Min	Max								
Clocks					1			1			
Clock High	Тсн	3.0		2.8		2.5		2.3		2.1	
Clock Low	T _{CL}	3.0		2.8		2.5		2.3		2.1	
Propagation Delays											
Clock (OK) to Pad	T _{OKPOF}		5.0		4.3		3.8		3.5		3.3
Output (O) to Pad	T _{OPF}		4.1		3.6		3.1		3.0		2.8
3-state to Pad hi-Z (slew-rate independent)			4.0		3.5		3.0		2.9		2.9
3-state to Pad active and valid	T _{TSONF}		4.4		3.8		3.3		3.3		3.3
Output (O) to Pad via Fast Output MUX	TOFPF		5.5		4.8		4.2		4.0		3.7
Select (OK) to Pad via Fast MUX	T _{OKFPF}		5.1		4.5		3.9		3.7		3.4
Setup and Hold Times									,		
Output (O) to clock (OK) setup time	Тоок	0.5		0.4		0.3		0.3		0.3	
Output (O) to clock (OK) hold time	Токо	0.0		0.0		0.0		0.0		0.0	
Clock Enable (EC) to clock (OK) setup time	T _{ECOK}	0.0		0.0		0.0		0.0		0.0	
Clock Enable (EC) to clock (OK) hold time	TOKEC	0.3		0.2		0.1		0.0		0.0	
Global Set/Reset											
Minimum GSR pulse width	T _{MRW}	19.8		17.3		15.0		14.0		14.0	
Delay from GSR input to any Pad	T _{RPO*}										
XC4002XL			14.3		12.5		10.9		10.3		
XC4005XL			15.9		13.8		12.0		11.4		
XC4010XL			18.5		16.1		14.0		13.3		
XC4013XL			20.5		17.8		15.5		14.7		14.0
XC4020XL			23.2		20.1		17.5		16.6		
XC4028XL			25.1		21.9		19.0		17.6		
XC4036XL			27.1		23.6		20.5		19.4		19.3
XC4044XL			29.7		25.9		22.5		21.4		
XC4052XL			31.7		27.6		24.0		22.8		
XC4062XL			33.7		29.3		25.5		24.2		23.5
XC4085XL			39.0		33.9		29.5		28.0		
Slew Rate Adjustment				1		1	1		1		
For output SLOW option add	T _{SLOW}		3.0		2.5		2.0		1.7		1.6

Note: Output timing is measured at \sim 50% V_{CC} threshold, with 50 pF external capacitive loads.

^{*} Indicates Minimum Amount of Time to Assure Valid Data.



XC4000EX Switching Characteristics

Definition of Terms

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or device

families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.

All specifications subject to change without notice.

XC4000EX Absolute Maximum Ratings

Symbol	Description		Value	Units	
V _{CC}	Supply voltage relative to GND		-0.5 to +7.0	V	
V _{IN}	Input voltage relative to GND (Note 1)		-0.5 to V _{CC} +0.5	V	
V _{TS}	Voltage applied to 3-state output (Note 1)		-0.5 to V _{CC} +0.5	V	
V _{CCt}	Longest Supply Voltage Rise Time from 1 V to 4 V	Rise Time from 1 V to 4 V			
T _{STG}	Storage temperature (ambient)		-65 to +150	°C	
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in. = 1	.5 mm)	+260	°C	
TJ	Junction temperature	Ceramic packages	+150	°C	
' J		Plastic packages	+125	°C	

Note 1: Maximum DC overshoot or undershoot above V_{cc} or below GND must be limited to either 0.5 V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to -2.0 V or overshoot to Vcc + 2.0 V, provided this over- or undershoot lasts less than 20 ns.

Note 2: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

XC4000EX Recommended Operating Conditions

Symbol	Description		Min	Max	Units
V	Supply voltage relative to GND, T _J = 0 °C to +85°C	Commercial	4.75	5.25	V
V _{CC}	Supply voltage relative to GND, T _J = -40°C to +100°C	Industrial	4.5	5.5	V
V _{IH}	High-level input voltage	TTL inputs	2.0	V _{CC}	V
VIН		CMOS inputs	70%	100%	V _{CC}
V _{IL}	Low-level input voltage	TTL inputs	0	0.8	٧
۷IL		CMOS inputs	0	20%	V _{CC}
T _{IN}	Input signal transition time	•		250	ns

Note 1: At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.35% per °C.

Note 2: Input and output measurement thresholds for TTL are 1.5 V. Input and output measurement thresholds for CMOS are 2.5 V.

Note 3: All timing parameters are specified for Commercial temperature range only.



XC4000EX DC Characteristics Over Recommended Operating Conditions

Symbol	Description		Min	Max	Units
V	High-level output voltage @ I _{OH} = -4.0 mA, V _{CC} min	TTL outputs	2.4		٧
V _{OH}	High-level output voltage @ I _{OH} = -1.0 mA	CMOS outputs	V _{CC} -0.5		٧
V	Low-level output voltage @ I _{OL} = 12.0 mA, V _{CC} min	TTL outputs		0.4	٧
V _{OL}	(Note 1)	CMOS outputs		0.4	٧
V_{DR}	Data Retention Supply Voltage (below which configura	tion data may be lost)	3.0		٧
Icco	Quiescent FPGA supply current (Note 2)	current (Note 2)			
ال	Input or output leakage current		-10	+10	μΑ
C _{IN}	Input capacitance (sample tested)	BGA, SBGA, PQ, HQ, MQ packages		10	pF
		PGA packages		16	pF
I _{RPU}	Pad pull-up (when selected) @ V _{in} = 0 V (sample teste	ed)	0.02	0.25	mA
I _{RPD}	Pad pull-down (when selected) @ V _{in} = 5.5 V (sample	ed) @ V _{in} = 5.5 V (sample tested)			mA
I _{RLL}	Horizontal Longline pull-up (when selected) @ logic Lo	W	0.3	2.0	mA

Note 1: With up to 64 pins simultaneously sinking 12 mA.

Note 2: With no output current loads, no active input or Longline pull-up resistors, all package pins at Vcc or GND.

XC4000EX Global Buffer Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven from the same global clock, the delay is longer. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

	;	Speed Grade	-4	-3	-2	Units
Description	Symbol	Device	Max	Max	Max	Ullits
From pad through Global Low Skew buffer, to any clock K	T _{GLS}	XC4028EX XC4036EX	9.2 9.8	7.5 7.9	6.4 7.1	ns ns
From pad through Global Early buffer, to any clock K in same quadrant	T _{GE}	XC4028EX XC4036EX	5.7 5.9	4.4 4.6	4.2 4.4	ns ns



XC4000EX Longline and Wide Decoder Timing Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000EX devices unless otherwise noted. Fewer than the specified number of pullup resistors can be used, if desired. Using fewer pullups reduces power consumption but increases delays. Use the static timing analyzer to determine delays if fewer pullups are used.

XC4000EX Horizontal Longline Switching Characteristic Guidelines

	S	peed Grade	-4	-3	-2	Units
Description	Symbol Device		Max	Max	Max	
TBUF driving a Horizontal Longline						
I going High or Low to Horizontal Longline going High or Low, while T is Low. Buffer is constantly active.	T _{IO1}	XC4028EX XC4036EX	13.7 16.5	11.3 13.6	10.9 13.2	ns ns
T going Low to Horizontal Longline going from resistive pull-up or floating High to active Low. TBUF configured as open-drain or active buffer with I = Low.	T _{ON}	XC4028EX XC4036EX	14.7 17.4	12.1 14.4	11.7 14.0	ns ns
TBUF driving Half a Horizontal Longline						•
I going High or Low to half of a Horizontal Longline going High or Low, while T is Low. Buffer is constantly active.	T _{HIO1}	XC4028EX XC4036EX	6.3 7.3	5.6 6.0	4.6 5.7	ns ns
T going Low to half of a Horizontal Longline going from resistive pull-up or floating High to active Low. TBUF configured as open-drain or active buffer with I = Low.	T _{HON}	XC4028EX XC4036EX	7.2 8.2	6.4 6.8	5.4 6.5	ns ns

Note 1: These values include a minimum load of one output, spaced as far as possible from the activated pullup(s). Use the statictiming analyzer to determine the delay for each destination.



XC4000EX CLB Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000EX devicees unless otherwise noted.

Spe	ed Grade		-4	-	3	-	2	11=:4=
Description	Symbol	Min	Max	Min	Max	Min	Max	Units
Combinatorial Delays								
F/G inputs to X/Y outputs	T _{ILO}		2.2		1.8		1.5	ns
F/G inputs via H' to X/Y outputs	TIHO		3.8		3.2		2.7	ns
F/G inputs via transparent latch to Q outputs	TITO		3.2		2.7		2.5	ns
C inputs via SR/H0 via H' to X/Y outputs	T _{HH0O}		3.6		3.0		2.5	ns
C inputs via H1 via H' to X/Y outputs	T _{HH10}		3.0		2.5		2.3	ns
C inputs via DIN/H2 via H' to X/Y outputs	T _{HH2O}		3.6		3.0		2.5	ns
C inputs via EC, DIN/H2 to YQ, XQ output (bypass)	T _{CBYP}		2.0		1.6		1.4	ns
CLB Fast Carry Logic								
Operand inputs (F1, F2, G1, G4) to COUT	T _{OPCY}		2.5		2.2		1.9	ns
Add/Subtract input (F3) to COUT	TASCY		4.1		3.6		3.1	ns
Initialization inputs (F1, F3) to COUT	TINCY		1.9		1.6		1.4	ns
CIN through function generators to X/Y outputs	T _{SUM}		3.0		2.6		2.2	ns
C _{IN} to C _{OUT} , bypass function generators	TBYP		0.60		0.50		0.40	ns
Carry Net Delay, C _{OUT} to C _{IN}	TNET		0.18		0.15		0.15	ns
Sequential Delays	INCI		1	l	1			
Clock K to Flip-Flop outputs Q	T _{CKO}		2.2	l	1.9		1.7	ns
Clock K to Latch outputs Q	TCKLO		2.2		1.9		1.7	ns
Setup Time before Clock K								
F/G inputs	T _{ICK}	1.3		1.1		1.1		ns
F/G inputs via H'	TIHCK	3.0		2.5		2.2		ns
C inputs via H0 through H'	THHOCK	2.8		2.3		2.0		ns
C inputs via H1 through H'	T _{HH1CK}	2.2		1.8		1.8		ns
C inputs via H2 through H'	T _{HH2CK}	2.8		2.3		2.0		ns
C inputs via DIN	TDICK	1.2		0.9		0.9		ns
C inputs via EC	TECCK	1.2		1.0		0.9		ns
C inputs via S/R, going Low (inactive)	TRCK	0.8		0.7		0.6		ns
CIN input via F'/G'	TCCK	2.2		1.8		2.1		ns
CIN input via F'/G' and H'	T _{CHCK}	3.9		3.2		3.2		ns
Hold Time after Clock K								
F/G inputs	T _{CKI}	0		0		0		ns
F/G inputs via H'	TCKIH	0		0		0		ns
C inputs via SR/H0 through H'	T _{CKHH0}	0		0		0		ns
C inputs via H1 through H'	T _{CKHH1}	0		0		0		ns
C inputs via DIN/H2 through H'	T _{CKHH2}	0		0		0		ns
C inputs via DIN/H2	TCKDI	0		0		0		ns
C inputs via EC	TCKEC	0		0		0		ns
C inputs via SR, going Low (inactive)	TCKR	0		0		0		ns
Clock								
Clock High time	T _{CH}	3.5		3.0		3.0		ns
Clock Low time	T _{CL}	3.5		3.0		3.0		ns
Set/Reset Direct			1					
Width (High) Delay from C inputs via S/R, going High to Q	T _{RPW}	3.5	4.5	3.0	3.8	3.0	3.6	ns ns
Global Set/Reset	T _{RIO}		1 7.5	l	1 3.0		J 3.0	113
Minimum GSR Pulse Width	-		120	I	115		11 5	no
	T _{MRW}		13.0		11.5		11.5	ns
Delay from GSR input to any Q (XC4028EX)	TMRQ		22.8		19.0		19.0	ns
Delay from GSR input to any Q (XC4036EX)	T _{MRQ}		24.0		21.0		21.0	ns
Toggle Frequency) (for export control purposes)	F _{TOG}		143		166		166	MHz



XC4000EX CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000EX devices unless otherwise noted.

Single Port RAM	Spee	ed Grade	-	4	-	3	-2		Units
Single Fort RAW	Size	Symbol	Min	Max	Min	Max	Min	Max	Units
Write Operation									
Address write cycle time (clock K period)	16x2 32x1	T _{WCS} T _{WCTS}	11.0 11.0		9.0 9.0		9.0 9.0		ns ns
Clock K pulse width (active edge)	16x2 32x1	T _{WPS} T _{WPTS}	5.5 5.5		4.5 4.5		4.5 4.5		ns ns
Address setup time before clock K	16x2 32x1	T _{ASS} T _{ASTS}	2.7 2.6		2.3 2.2		2.2 2.2		ns ns
Address hold time after clock K	16x2 32x1	T _{AHS} T _{AHTS}	0 0		0		0 0		ns ns
DIN setup time before clock K	16x2 32x1	T _{DSS} T _{DSTS}	2.4 2.9		2.0 2.5		2.0 2.5		ns ns
DIN hold time after clock K	16x2 32x1	T _{DHS} T _{DHTS}	0 0		0		0 0		ns ns
WE setup time before clock K	16x2 32x1	T _{wss} T _{wsts}	2.3 2.1		2.0 1.8		2.0 1.8		ns ns
WE hold time after clock K	16x2 32x1	T _{WHS} T _{WHTS}	0 0		0		0 0		ns ns
Data valid after clock K	16x2 32x1	T _{wos}		8.2 10.1		6.8 8.4		6.8 8.2	ns ns

Note 1: Timing for the 16x1 RAM option is identical to 16x2 RAM timing.


Note 2: Applicable Read timing specifications are identical to Level-Sensitive Read timing.

Dual-Port RAM	Speed Grade		-4		-3		-2		Units
Buai-1 of tham	Size	Symbol	Min	Max	Min	Max	Min	Max	Units
Write Operation									
Address write cycle time (clock K period)	16x1	T _{wcDs}	11.0		9.0		9.0		ns
Clock K pulse width (active edge)	16x1	T _{WPDS}	5.5		4.5		4.5		ns
Address setup time before clock K	16x1	T _{ASDS}	3.1		2.6		2.5		ns
Address hold time after clock K	16x1	T _{AHDS}	0		0		0		ns
DIN setup time before clock K	16x1	T _{DSDS}	2.9		2.5		2.5		ns
DIN hold time after clock K	16x1	T _{DHDS}	0		0		0		ns
WE setup time before clock K	16x1	T _{WSDS}	2.1		1.8		1.8		ns
WE hold time after clock K	16x1	T _{WHDS}	0		0		0		ns
Data valid after clock K	16x1	T _{WODS}		9.4		7.8		7.8	ns


Note 1: Applicable Read timing specifications are identical to Level-Sensitive Read timing.



XC4000EX CLB RAM Synchronous (Edge-Triggered) Write Timing



XC4000EX CLB Dual-Port RAM Synchronous (Edge-Triggered) Write Timing





XC4000EX CLB RAM Asynchronous (Level-Sensitive) Write and Read Operation Guidelines


Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000EX devices unless otherwise noted.

Opt	ed Grade	-	4	-	3	-	2	Units
Size	Symbol	Min	Max	Min	Max	Min	Max	Units
						1		
16x2 32x1	T _{WC} T _{WCT}	10.6 10.6		9.2 9.2		8.0 8.0		ns ns
16x2 32x1	T _{WP} T _{WPT}	5.3 5.3		4.6 4.6		4.0 4.0		ns ns
16x2 32x1	T _{AS} T _{AST}	2.8 2.9		2.4 2.5		2.0 2.0		ns ns
16x2 32x1	T _{AH} T _{AHT}	1.7 1.7		1.4 1.4		1.4 1.4		ns ns
16x2 32x1	T _{DS} T _{DST}	1.1 1.1		0.9 0.9		0.8 0.8		ns ns
16x2 32x1	T _{DH} T _{DHT}	6.6 6.6		5.7 5.7		5.0 5.0		ns ns
•	•							
16x2 32x1	T _{RC} T _{RCT}	4.5 6.5		3.1 5.5		3.1 5.5		ns ns
16x2 32x1	T _{ILO} T _{IHO}		2.2 3.8		1.8 3.2		1.5 2.7	ns ns
to Flip-F	Тор							
16x2 32x1	T _{ICK}	1.5 3.2		1.2 2.6		1.2 2.6		ns ns
•								
16x2 32x1	T _{WO} T _{WOT}		6.5 7.4		5.7 6.5		4.9 5.6	ns ns
16x2 32x1	T _{DO} T _{DOT}		7.7 8.2		6.7 7.2		5.8 6.2	ns ns
into Fli	o-Flop		•			1	•	
16x2 32x1	T _{WCK} T _{WCKT}	7.1 9.2		6.2 8.1		5.5 7.0		ns ns
16x2 32x1	T _{DCK} T _{DCKT}	5.9 8.4		5.2 7.4		4.6 6.4		ns ns
	16x2 32x1 16x2 32x1 16x2 32x1 16x2 32x1 16x2 32x1 16x2 32x1 16x2 32x1 16x2 32x1 16x2 32x1 16x2 32x1 16x2 32x1 16x2 32x1	16x2 T _{WC} 32x1 T _{WC} 32x1 T _{WC} 16x2 T _{WP} 32x1 T _{AST} 16x2 T _{AH} 32x1 T _{AHT} 16x2 T _{DS} 32x1 T _{DST} 16x2 T _{DH} 32x1 T _{DHT} 16x2 T _{DH} 32x1 T _{HO} 16x2 T _{ILO} 32x1 T _{IHO} 16x2 T _{ICK} 32x1 T _{ICK}	16x2 T _{WC} 10.6 16x2 T _{WC} 5.3 32x1 T _{WPT} 5.3 16x2 T _{AS} 2.8 32x1 T _{AST} 2.9 16x2 T _{AH} 1.7 32x1 T _{AHT} 1.7 16x2 T _{DS} 1.1 16x2 T _{DS} 1.1 16x2 T _{DH} 6.6 32x1 T _{DHT} 6.6 32x1 T _{ILO} 32x1 T _{IHO} 16x2 T _{ILO} 32x1 T _{IHO} 16x2 T _{ICK} 3.2	16x2 T _{WC} 10.6 16x2 T _{WF} 5.3 2.8 32x1 T _{AST} 2.9 16x2 T _{DST} 1.1 1.7 16x2 T _{DST} 1.1 16x2 T _{DST} 1.1 16x2 T _{DHT} 6.6 6.5 16x2 T _{HO} 7.1 6.5 32x1 T _{IHO} 3.8 1.5 3.2 3.2 1.5 3.2 3.	16x2 Two 10.6 9.2 16x2 Two 10.6 9.2 16x2 Two 5.3 4.6 16x2 Tas 2.9 2.5 16x2 Tah 1.7 1.4 16x2 Tah 1.7 1.4 16x2 Tos 1.1 0.9 16x2 Toh 6.6 5.7 32x1 Toh 6.6 5.7 16x2 Toh 6.6 5.7 16x2 Toh 6.5 3.8 16x2 Toh 3.2 2.6 16x2 Toh 3.2 2.6 16x2 Toh 3.2 3.8 16x2 Toh 3.8	16x2 Twc 10.6 9.2	16x2 Twc 10.6 9.2 8.0 8.0 16x2 Twp 5.3 4.6 4.0 4.0 16x2 Tas 2.9 2.5 2.0 16x2 Tah 1.7 1.4 1.5 32x1 Tbs 1.1 0.9 0.8 0.8 16x2 Tbh 6.6 5.7 5.0 5.0 16x2 32x1 Tbh 6.6 5.7 5.0 5.5 16x2 32x1 Thor 6.5 5.5 5.5 1.5 1.5 1.2 32x1 Thor 3.2 2.6 2.6 1.8 3.2 1.2 32x1 Thor 7.4 6.5 32x1 Thor 7.4 6.5 32x1 Tbor 7.7 6.7 7.2 32x1 Tbor 7.7 6.7 7.2 32x1 Tbor 7.7 6.5 7.0 32x1 Tbor 7.7 6.5 32x1 Tbor 7.7 6.5 32x1 7.0 32x1 32	16x2 Twc 10.6 9.2 8.0

Note 1: Timing for the 16x1 RAM option is identical to 16x2 RAM timing.



XC4000EX CLB RAM Asynchronous (Level-Sensitive) Timing Characteristics





XC4000EX Pin-to-Pin Output Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values apply to all XC4000EX devices unless otherwise noted.

XC4000EX Output Flip-Flop, Clock to Out

		Speed Grade	-4	-3	-2	Units
Description	Symbol	Device	Max	Max	Max	Ullits
Global Low Skew Clock to TTL Output (fast) using OFF	T _{ICKOF}	XC4028EX XC4036EX	16.6 17.2	13.7 14.1	12.4 13.1	ns ns
Global Early Clock to TTL Output (fast) using OFF	T _{ICKEOF}	XC4028EX XC4036EX	13.1 13.3	10.6 10.8	10.2 10.4	ns ns

OFF = Output Flip Flop

XC4000EX Output MUX, Clock to Out

		Speed Grade	-4	-3	-2	Units
Description	Symbol	Device	Max	Max	Max	Units
Global Low Skew Clock to TTL Output (fast) using OMUX	T _{PFPF}	XC4028EX XC4036EX	15.9 16.5	13.1 13.5	11.8 12.5	ns ns
Global Early Clock to TTL Output (fast) using OMUX	T _{PEFPF}	XC4028EX XC4036EX	12.4 12.6	10.0 10.2	9.6 9.8	ns ns

OMUX = Output MUX

Note 1: Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Note 2: Output timing is measured at TTL threshold with 50 pF external capacitive load.

Note 3: Set-up time is measured with the fastest route and the lightest load. Hold time is measured using the farthest distance and a reference load of one clock pin per two IOBs. Use the static timing analyzer to determine the setup and hold times under given design conditions.

XC4000EX Output Level and Slew Rate Adjustments

The following table must be used to adjust output parameters and output switching characteristics.

	Speed	Speed Grade -4 -3		-2		
Description	Symbol	Device	Max	Max	Max	Units
For TTL output FAST add	T _{TTLOF}	All Devices	0	0	0	ns
For TTL output SLOW add	T _{TTLO}	All Devices	2.9	2.4	2.4	ns
For CMOS FAST output add	T _{CMOSOF}	All Devices	1.0	0.8	0.8	ns
For CMOS SLOW output add	T _{CMOSO}	All Devices	3.6	3.0	3.0	ns



XC4000EX Pin-to-Pin Input Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values apply to all XC4000EX devices unless otherwise noted

XC4000EX Global Low Skew Clock, Set-Up and Hold

		Speed Grade	-4	-3	-2	Units
Description	Symbol	Device	Min	Min	Min	Oille
Input Setup Time, using Global Low Skew	T _{PSD}	XC4028EX	8.0	6.8	6.8	ns
clock and IFF (full delay)		XC4036EX	8.0	6.8	6.8	ns
Input Hold Time, using Global Low Skew	T _{PHD}	XC4028EX	0	0	0	ns
clock and IFF (full delay)		XC4036EX	0	0	0	ns

IFF = Flip-Flop or Latch

XC4000EX Global Early Clock, Set-Up and Hold for IFF

		Speed Grade	-4	-3	-2	Units
Description	Symbol	Device	Min	Min	Min	Ullits
Input Setup Time, using Global Early clock	T _{PSEP}	XC4028EX	6.5	5.4	5.4	ns
and IFF (partial delay)		XC4036EX	6.5	5.4	5.4	ns
Input Hold Time, using Global Early clock	T _{PHEP}	XC4028EX	0	0	0	ns
and IFF (partial delay)		XC4036EX	0	0	0	ns

IFF = Flip-Flop or Latch

Note 1: Set-up parameters are for BUFGE #s 3, 4, 7 and 8. Add 1.6 ns for BUFGE #s 1, 2, 5 and 6.

XC4000EX Global Early Clock, Set-Up and Hold for FCL

	,	Speed Grade	-4	-3	-2	Units
Description	Symbol	Device	Min	Min	Min	Ullits
Input Setup Time, using Global Early clock and FCL (partial delay)	T _{PFSEP}	XC4028EX XC4036EX	3.4 4.4	3.4 4.2	3.4 4.2	ns ns
Input Hold Time, using Global Early clock and FCL (partial delay)	T _{PFHEP}	XC4028EX XC4036EX	0 0	0	0 0	ns ns

FCL = Fast Capture Latch

Note 1: For CMOS input levels, see the "XC4000EX Input Threshold Adjustments" on page 95.

Setup time is measured with the fastest route and the lightest load. Use the static timing analyzer to determine the setup time

Note 2: under given design conditions. Hold time is measured using the farthest distance and a reference load of one clock pin per two IOBs. Use the static timing analyzer to determine the setup and hold times under given design conditions.

Note 3: Set-up parameters are for BUFGE #s 3, 4, 7 and 8. Add 1.2 ns for BUFGE #s 1, 2, 5 and 6.

XC4000EX Input Threshold Adjustments

The following table must be used to adjust input parameters and input switching characteristics.

	Speed	Speed Grade			-2	
Description	Symbol	Device	Max	Max	Max	Units
For TTL input add	Ттты	All Devices	0	0	0	ns
For CMOS input add	T _{CMOSI}	All Devices	0.3	0.2	0.2	ns



XC4000EX IOB Input Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000EX devices unless otherwise noted.

	S	Speed Grade	-4	-3	-2	Linia
Description	Symbol	Device	Min	Min	Min	Units
Clocks						
Delay from FCL enable (OK) active edge to IFF	T _{OKIK}	All devices	3.2	2.6	2.6	ns
clock (IK) active edge						
Propagation Delays			Max	Max	Max	
Pad to I1, I2	T _{PID}	All devices	2.2	1.9	1.8	ns
Pad to I1, I2 via transparent input latch, no delay	T _{PLI}	All devices	3.8	3.2	3.0	ns
Pad to I1, I2 via transparent input latch,	T _{PPLI}	XC4028EX	13.3	11.1	10.9	ns
partial delay		XC4036EX	14.5	12.1	11.9	ns
Pad to I1, I2 via transparent input latch, full delay	T _{PDLI}	XC4028EX	18.2	15.2	14.9	ns
		XC4036EX	19.4	16.2	15.9	ns
Pad to I1, I2 via transparent FCL and input latch,	T _{PFLI}	All devices	5.3	4.4	4.2	ns
no delay						
Pad to I1, I2 via transparent FCL and input latch,	T _{PPFLI}	XC4028EX	13.6	11.3	11.1	ns
partial delay		XC4036EX	14.8	12.3	12.1	ns
Propagation Delays						
Clock (IK) to I1, I2 (flip-flop)	T _{IKRI}	All devices	3.0	2.5	2.4	ns
Clock (IK) to I1, I2 (latch enable, active Low)	Tikli	All devices	3.2	2.7	2.6	ns
FCL Enable (OK) active edge to I1, I2	Tokli	All devices	6.2	5.2	5.0	ns
(via transparent standard input latch)						
Global Set/Reset						
Minimum GSR Pulse Width	T _{MRW}	All devices	13.0	11.5	11.5	ns
Delay from GSR input to any Q	T _{RRI}	XC4028EX	22.8	19.0	19.0	ns
Delay from GSR input to any Q	T _{RRI}	XC4036EX	24.0	21.0	21.0	ns

FCL = Fast Capture Latch, IFF = Input Flip-Flop or Latch

Note 1: For CMOS input levels, see the "XC4000EX Input Threshold Adjustments" on page 95.

Note 2: For setup and hold times with respect to the clock input pin, see the Global Low Skew Clock and Global Early Clock Set-up and Hold

tables on page 95.



XC4000EX IOB Input Switching Characteristic Guidelines (Continued)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000EX devices unless otherwise noted.

	ļ	Speed Grade	-4	-3	-2	11
Description	Symbol	Device	Min	Min	Min	Units
Setup Times						
Pad to Clock (IK), no delay	T _{PICK}	All devices	2.5	2.0	2.0	ns
Pad to Clock (IK), partial delay	T _{PICKP}	XC4028EX	10.8	9.0	9.0	ns
		XC4036EX	12.0	10.0	10.0	ns
Pad to Clock (IK), full delay	T _{PICKD}	XC4028EX	15.7	13.1	13.1	ns
		XC4036EX	16.9	14.1	14.1	ns
Pad to Clock (IK), via transparent Fast	T _{PICKF}	All devices	3.9	3.3	3.3	ns
Capture Latch, no delay						
Pad to Clock (IK), via transparent Fast	T _{PICKFP}	XC4028EX	12.3	10.2	10.2	ns
Capture Latch, partial delay		XC4036EX	13.5	11.2	11.2	ns
Pad to Fast Capture Latch Enable (OK),	T _{POCK}	All devices	0.8	0.7	0.7	ns
no delay						
Pad to Fast Capture Latch Enable (OK),	T _{POCKP}	XC4028EX	9.1	7.6	7.6	ns
partial delay	' ' ' ' ' ' '	XC4036EX	10.3	8.6	8.6	ns
Setup Times (TTL or CMOS Inputs)						
Clock Enable (EC) to Clock (IK)	T _{ECIK}	All devices	0.3	0.2	0.2	ns
Hold Times						
Pad to Clock (IK),						
no delay	T _{IKPI}	All devices	0	0	0	ns
partial delay	T _{IKPIP}	All devices	0	0	0	ns
full delay	T _{IKPID}	All devices	0	0	0	ns
Pad to Clock (IK) via transparent Fast						
Capture Latch,						
no delay	T _{IKFPI}	All devices	0	0	0	ns
partial delay	T _{IKFPIP}	All devices	0	0	0	ns
full delay	T _{IKFPID}	All devices	0	0	0	ns
Clock Enable (EC) to Clock (IK),						
no delay	TIKEC	All devices	0	0	0	ns
partial delay	TIKECP	All devices	0	0	0	ns
full delay	T _{IKECD}	All devices	0	0	0	ns
Pad to Fast Capture Latch Enable (OK),						
no delay	T _{OKPI}	All devices	0	0	0	ns
partial delay	T _{OKPIP}	All devices	0	0	0	ns

Note 1: For CMOS input levels, see the "XC4000EX Input Threshold Adjustments" on page 95.

Note 2: For setup and hold times with respect to the clock input pin, see the Global Low Skew Clock and Global Early Clock Set-up and Hold tables on page 95.



XC4000EX IOB Output Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). For Propagation Delays, slew-rate = fast unless otherwise noted. Values apply to all XC4000EX devices unless otherwise noted.

Sp	eed Grade	-	4	-	3	-	2	Units
Description	Symbol	Min	Max	Min	Max	Min	Max	Units
Propagation Delays			1					1
Clock (OK) to Pad	T _{OKPOF}		7.4		6.2		6.0	ns
Output (O) to Pad	T _{OPF}		6.2		5.2		5.0	ns
3-state to Pad hi-Z (slew-rate independent)	T _{TSHZ}		4.9		4.1		4.1	ns
3-state to Pad active and valid	T _{TSONF}		6.2		5.2		5.0	ns
Output MUX Select (OK) to Pad	TOKEPE		6.7		5.6		5.4	ns
Fast Path Output MUX Input (EC) to Pad	T _{CEFPF}		6.2		5.1		5.0	ns
Slowest Path Output MUX Input (O) to Pad	T _{OFPF}		7.3		6.0		5.9	ns
Setup and Hold Times								
Output (O) to clock (OK) setup time	Took	0.6		0.5		0.5		ns
Output (O) to clock (OK) hold time	Toko	0		0		0		ns
Clock Enable (EC) to clock (OK) setup	T _{ECOK}	0		0		0		ns
Clock Enable (EC) to clock (OK) hold	Tokec	0		0		0		ns
Clock								
Clock High	Тсн	3.5		3.0		3.0		ns
Clock Low	T _{CL}	3.5		3.0		3.0		ns
Global Set/Reset								•
Minimum GSR pulse width	T _{MRW}	13.0		11.5		11.5		ns
Delay from GSR input to any Pad (XC4028EX)	T _{RPO}	30.2		25.2		25.0		ns
Delay from GSR input to any Pad (XC4036EX)	T _{RPO}	31.4		27.2		27.0		ns

Note 1: Output timing is measured at TTL threshold, with 35pF external capacitive loads.

Note 2: For CMOS output levels, see the "XC4000EX Output Level and Siew Rate Adjustments" on page 94.



XC4000E Switching Characteristics

Definition of Terms

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or device

families. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.¹

XC4000E Absolute Maximum Ratings

Symbol	Description		Value	Units
V _{CC}	Supply voltage relative to GND		-0.5 to +7.0	V
V _{IN}	Input voltage relative to GND (Note 1)	-0.5 to V _{CC} +0.5	V	
V _{TS}	Voltage applied to 3-state output (Note 1)		-0.5 to V _{CC} +0.5	V
T _{STG}	Storage temperature (ambient)		-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in. = 1.	5 mm)	+260	°C
T_J	Junction temperature	Ceramic packages	+150	°C
		Plastic packages	+125	°C

Note 1: Maximum DC overshoot or undershoot above Vcc or below GND must be limited to either 0.5 V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to -2.0 V or overshoot to Vcc + 2.0 V, provided this over- or undershoot lasts less than 20 ns.

Note 2: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

XC4000E Recommended Operating Conditions

Symbol	Description		Min	Max	Units
V _{CC}	Supply voltage relative to GND, $T_J = -0$ °C to +85°C	Commercial	4.75	5.25	٧
	Supply voltage relative to GND, T _J = -40°C to +100°C	Industrial	4.5	5.5	V
	Supply voltage relative to GND, T _C = -55°C to +125°C	Military	4.5	5.5	V
V _{IH}	High-level input voltage	TTL inputs	2.0	V _{CC}	V
		CMOS inputs	70%	100%	V _{CC}
V_{IL}	Low-level input voltage	TTL inputs	0	0.8	٧
		CMOS inputs	0	20%	V _{CC}
T _{IN}	Input signal transition time			250	ns

Note 1: At junction temperatures above those listed as Recommended Operating Conditions, all delay parameters increase by 0.35% per °C.

Note 2: Input and output Measurement thresholds are: 1.5V for TTL and 2.5V for CMOS.

^{1.} Notwithstanding the definition of the above terms, all specifications are subject to change without notice.



XC4000E DC Characteristics Over Operating Conditions

Symbol	Description		Min	Max	Units
V _{OH}	High-level output voltage @ I _{OH} = -4.0mA, V _{CC} min	TTL outputs	2.4		V
	High-level output voltage @ I _{OH} = -1.0mA, V _{CC} min	CMOS outputs	V _{CC} -0.5		V
V _{OL}	Low-level output voltage @ I _{OL} = 12.0mA, V _{CC} min	TTL outputs		0.4	V
	(Note 1)	CMOS outputs		0.4	V
Icco	Quiescent FPGA supply current (Note 2)	Commercial		3.0	mA
		Industrial		6.0	mA
		Military		6.0	mA
IL	Input or output leakage current		-10	+10	μΑ
C _{IN}	Input capacitance (sample tested)	PQFP and MQFP		10	pF
		packages			
		Other packages		16	pF
I _{RIN*}	Pad pull-up (when selected) @ VIN = 0V (sample tested))	-0.02	-0.25	mA
I _{RLL*}	Horizontal Longline pull-up (when selected) @ logic Low	1	0.2	2.5	mA

Note 1: With 50% of the outputs simultaneously sinking 12mA, up to a maximum of 64 pins.

Note 2: With no output current loads, no active input or Longline pull-up resistors, all package pins at Vcc or GND, and the FPGA configured with a Development system Tie option.

Note 3: *Characterized Only.

XC4000E Global Buffer Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven from the same global clock, the delay is longer. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature)

	5	Speed Grade	-4	-3	-2	-1	
Description	Symbol	Device	Max	Max	Max	Max	Units
From pad through	T _{PG}	XC4003E	7.0	4.7	4.0	3.5	ns
Primary buffer,		XC4005E	7.0	4.7	4.3	3.8	ns
to any clock K		XC4006E	7.5	5.3	5.2	4.6	ns
		XC4008E	8.0	6.1	5.2	4.6	ns
		XC4010E	11.0	6.3	5.4	4.8	ns
		XC4013E	11.5	6.8	5.8	5.2	ns
		XC4020E	12.0	7.0	6.4	6.0	ns
		XC4025E	12.5	7.2	6.9	_	ns
From pad through	T _{SG}	XC4003E	7.5	5.2	4.4	4.0	ns
Secondary buffer,		XC4005E	7.5	5.2	4.7	4.3	ns
to any clock K		XC4006E	8.0	5.8	5.6	5.1	ns
		XC4008E	8.5	6.6	5.6	5.1	ns
		XC4010E	11.5	6.8	5.8	5.3	ns
		XC4013E	12.0	7.3	6.2	5.7	ns
		XC4020E	12.5	7.5	6.7	6.5	ns
		XC4025E	13.0	7.7	7.2	_	ns



XC4000E Horizontal Longline Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

The following guidelines reflect worst-case values over the recommended operating conditions.

	Sp	eed Grade	-4	-3	-2	-1	
Description	Symbol	Device	Max	Max	Max	Max	Units
TBUF driving a Horizontal Longline (LL):							
I going High or Low to LL going High or Low, while T is Low. Buffer is constantly active. (Note1)	T _{IO1}	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	5.0 5.0 6.0 7.0 8.0 9.0 10.0	4.2 5.0 5.9 6.3 6.4 7.2 8.2 9.1	3.4 4.0 4.7 5.0 5.1 5.7 7.3 7.3	2.9 3.4 4.0 4.3 4.4 4.9 5.6	ns ns ns ns ns ns ns
I going Low to LL going from resistive pull-up High to active Low. TBUF configured as open-drain. (Note1)	T _{IO2}	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	5.0 6.0 7.8 8.1 10.5 11.0 12.0	4.2 5.3 6.4 6.8 6.9 7.7 8.7 9.6	3.6 4.5 5.4 5.8 5.9 6.5 8.7 9.6	3.1 3.8 4.6 4.9 5.0 5.5 7.4	ns ns ns ns ns ns ns
T going Low to LL going from resistive pull-up or floating High to active Low TBUF configured as open-drain or active buffer with I = Low. (Note1)		XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	5.5 7.0 7.5 8.0 8.5 8.7 11.0	4.6 6.0 6.7 7.1 7.3 7.5 8.4 8.4	3.9 5.7 5.7 6.0 6.2 7.0 7.1 7.1	3.5 4.7 4.9 5.2 5.4 6.2 6.3	ns ns ns ns ns ns ns
T going High to TBUF going inactive, not driving LL	T _{OFF}	All devices	1.8	1.5	1.3	1.1	ns
T going High to LL going from Low to High, pulled up by a single resistor. (Note 1)	T _{PUS}	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	20.0 23.0 25.0 27.0 29.0 32.0 35.0 42.0	14.0 16.0 18.0 20.0 22.0 26.0 32.5 39.1	14.0 16.0 18.0 20.0 22.0 26.0 32.5 39.1	12.0 14.0 16.0 16.0 18.0 21.0 26.0	ns ns ns ns ns ns ns
T going High to LL going from Low to High, pulled up by two resistors. (Note1)	T _{PUF}	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	9.0 10.0 11.5 12.5 13.5 15.0 16.0 18.0	7.0 8.0 9.0 10.0 11.0 13.0 14.8 16.5	6.0 6.8 7.7 8.5 9.4 11.7 14.8 16.5	5.4 5.8 6.5 7.5 8.0 9.4 10.5	ns ns ns ns ns ns ns

Note 1: These values include a minimum load. Use the static timing analyzer to determine the delay for each destination.



XC4000E Wide Decoder Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

The following guidelines reflect worst-case values over the recommended operating conditions.

	9	Speed Grade	-4	-3	-2	-1	
Description	Symbol	Device	Max	Max	Max	Max	Units
Full length, both pull-ups,	T _{WAF}	XC4003E	9.2	5.0	5.0	4.3	ns
inputs from IOB I-pins		XC4005E	9.5	6.0	6.0	5.1	ns
		XC4006E	12.0	7.0	7.0	6.0	ns
		XC4008E	12.5	8.0	8.0	6.5	ns
		XC4010E	15.0	9.0	9.0	7.5	ns
		XC4013E	16.0	11.0	11.0	8.6	ns
		XC4020E	17.0	13.9	13.9	10.1	ns
		XC4025E	18.0	16.9	16.9	_	ns
Full length, both pull-ups,	T _{WAFL}	XC4003E	12.0	7.0	7.0	5.5	ns
inputs from internal logic		XC4005E	12.5	8.0	8.0	6.4	ns
		XC4006E	14.0	9.0	9.0	7.0	ns
		XC4008E	16.0	10.0	10.0	7.5	ns
		XC4010E	18.0	11.0	11.0	8.5	ns
		XC4013E	19.0	13.0	13.0	10.0	ns
		XC4020E	20.0	15.5	15.5	11.8	ns
		XC4025E	21.0	18.9	18.9	_	ns
Half length, one pull-up,	T _{WAO}	XC4003E	10.5	6.0	6.0	5.1	ns
inputs from IOB I-pins		XC4005E	10.5	7.0	7.0	6.0	ns
		XC4006E	13.5	8.0	8.0	6.5	ns
		XC4008E	14.0	9.0	9.0	7.0	ns
		XC4010E	16.0	10.0	10.0	7.5	ns
		XC4013E	17.0	12.0	12.0	10.0	ns
		XC4020E	18.0	15.0	15.0	11.8	ns
		XC4025E	19.0	17.6	17.6	_	ns
Half length, one pull-up,	T _{WAOL}	XC4003E	12.0	8.0	8.0	6.0	ns
inputs from internal logic		XC4005E	12.5	9.0	9.0	7.0	ns
		XC4006E	14.0	10.0	10.0	7.6	ns
		XC4008E	16.0	11.0	11.0	8.4	ns
		XC4010E	18.0	12.0	12.0	9.2	ns
		XC4013E	19.0	14.0	14.0	10.8	ns
		XC4020E	20.0	16.8	16.8	12.6	ns
		XC4025E	21.0	19.6	19.6	-	ns

Note 1: These delays are specified from the decoder input to the decoder output.

Note 2: Fewer than the specified number of pullup resistors can be used, if desired. Using fewer pullups reduces power consumption but increases delays. Use the static timing analyzer to determine delays if fewer pullups are used.



XC4000E CLB Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

Speed Grade)	-	4	-	3	-	2	_	1	Units
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Combinatorial Delays										
F/G inputs to X/Y outputs	T _{ILO}		2.7		2.0		1.6		1.3	ns
F/G inputs via H to X/Y outputs	T _{IHO}		4.7		4.3		2.7		2.2	ns
C inputs via SR through H to X/Y outputs	T _{HH0O}		4.1		3.3		2.4		1.9	ns
C inputs via H to X/Y outputs	T _{HH10}		3.7		3.6		2.2		1.6	ns
C inputs via DIN through H to X/Y outputs	T _{HH2O}		4.5		3.6		2.6		1.9	ns
CLB Fast Carry Logic										
Operand inputs (F1, F2, G1, G4) to COUT	Topcy		3.2		2.6		2.1		1.7	ns
Add/Subtract input (F3) to COUT	TASCY		5.5		4.4		3.7		2.5	ns
Initialization inputs (F1, F3) to COUT	TINCY		1.7		1.7		1.4		1.2	ns
CIN through function generators to	T _{SUM}		3.8		3.3		2.6		1.8	ns
X/Y outputs										
CIN to COUT, bypass function generators	T _{BYP}		1.0		0.7		0.6		0.5	ns
Sequential Delays										
Clock K to outputs Q	T _{CKO}		3.7		2.8		2.8		1.9	ns
Setup Time before Clock K										
F/G inputs	T _{ICK}	4.0		3.0		2.4		1.8		ns
F/G inputs via H	TIHCK	6.1		4.6		3.9		2.8		ns
C inputs via H0 through H	T _{HH0CK}	4.5		3.6		3.5		2.4		ns
C inputs via H1 through H	T _{HH1CK}	5.0		4.1		3.3		2.1		ns
C inputs via H2 through H	T _{HH2CK}	4.8		3.8		3.7		2.5		ns
C inputs via DIN	T _{DICK}	3.0		2.4		2.0		1.0		ns
C inputs via EC	T _{ECCK}	4.0		3.0		2.6		2.0		ns
C inputs via S/R, going Low (inactive)	T _{RCK}	4.2		4.0		4.0		1.5		ns
C _{IN} input via F/G	T _{CCK}	2.5		2.1						ns
C _{IN} input via F/G and H	T _{CHCK}	4.2		3.5						ns



XC4000E CLB Switching Characteristic Guidelines (Continued)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

Speed Gra	de	-	4	-	3		2	-	1	Units
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Hold Time after Clock K										
F/G inputs	T _{CKI}	0		0		0		0		ns
F/G inputs via H	T _{CKIH}	0		0		0		0		ns
C inputs via H0 through H	T _{CKHH0}	0		0		0		0		ns
C inputs via H1 through H	T _{CKHH1}	0		0		0		0		ns
C inputs via H2 through H	T _{CKHH2}	0		0		0		0		ns
C inputs via DIN	T _{CKDI}	0		0		0		0		ns
C inputs via EC	T _{CKEC}	0		0		0		0		ns
C inputs via SR, going Low (inactive)	T _{CKR}	0		0		0		0		ns
Clock										
Clock High time	T _{CH}	4.5		4.0		4.0		3.0		ns
Clock Low time	T _{CL}	4.5		4.0		4.0		3.0		ns
Set/Reset Direct										
Width (High)	T _{RPW}	5.5		4.0		4.0		3.0		ns
Delay from C inputs via S/R,	T _{RIO}		6.5		4.0		4.0		3.0	ns
going High to Q										
Master Set/Reset (Note 1)										
Width (High or Low)	T _{MRW}	13.0		11.5		11.5		10.0		ns
Delay from Global Set/Reset net to Q	T _{MRQ}		23.0		18.7		17.4		15.0	ns
Global Set/Reset inactive to first	T _{MRK}									
active clock K edge										
Toggle Frequency (Note 2)	F _{TOG}		111		125		125		166	MHz

Note 1: Timing is based on the XC4005E. For other devices see the static timing analyzer.

Note 2: Export Control Max. flip-flop toggle rate.



XC4000E CLB Edge-Triggered (Synchronous) RAM Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

Single Port RAM	Spee	d Grade	-	4	-	3	-:	2	-1		Units
Single Fort ITAM	Size	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Write Operation											
Address write cycle time (clock K period)	16x2 32x1	T _{wcs}	15.0 15.0		14.4 14.4		11.6 11.6		8.0 8.0		ns ns
Clock K pulse width (active edge)	16x2 32x1	T _{WPS} T _{WPTS}	7.5 7.5	1 ms 1 ms	7.2 7.2	1 ms 1 ms	5.8 5.8	1 ms 1 ms	4.0 4.0		ns ns
Address setup time before clock K	16x2 32x1	T _{ASS} T _{ASTS}	2.8 2.8		2.4 2.4		2.0 2.0		1.5 1.5		ns ns
Address hold time after clock K	16x2 32x1	T _{AHS} T _{AHTS}	0 0		0		0		0 0		ns ns
DIN setup time before clock K	16x2 32x1	T _{DSS} T _{DSTS}	3.5 2.5		3.2 1.9		2.7 1.7		1.5 1.5		ns ns
DIN hold time after clock K	16x2 32x1	T _{DHS} T _{DHTS}	0 0		0 0		0		0 0		ns ns
WE setup time before clock K	16x2 32x1	T _{WSS} T _{WSTS}	2.2 2.2		2.0 2.0		1.6 1.6		1.5 1.5		ns ns
WE hold time after clock K	16x2 32x1	T _{WHS} T _{WHTS}	0 0		0 0		0		0 0		ns ns
Data valid after clock K	16x2 32x1	T _{WOS} T _{WOTS}		10.3 11.6		8.8 10.3		7.9 9.3		6.5 7.0	ns ns

Note 1: Timing for the 16x1 RAM option is identical to 16x2 RAM timing.


Note 2: Applicable Read timing specifications are identical to Level-Sensitive Read timing.

Dual-Port RAM	Spee	d Grade	-	4	-	.3	7	2	-	1	Units
Butilitian	Size	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Oille
Write Operation								•			
Address write cycle time (clock K period)	16x1	Twcns	15.0		14.4		11.6		8.0		ns
Clock K pulse width (active edge)	16x1	T _{WPDS}	7.5	1 ms	7.2	1 ms	5.8	1 ms	4.0		ns
Address setup time before clock K	16x1	TASDS	7.5		2.5		2.1		1.5		ns
Address hold time after clock K	16x1	TAHDS	2.8		0		0		0		ns
DIN setup time before clock K	16x1	T _{DSDS}	0		2.5		1.6		1.5		ns
DIN hold time after clock K	16x1	T _{DHDS}	2.2		0		0		0		ns
WE setup time before clock K	16x1	T _{WSDS}	0		1.8		1.6		1.5		ns
WE hold time after clock K	16x1	T _{WHDS}	2.2		0		0		0		ns
Data valid after clock K	16x1	T _{WODS}	0.3	10.0		7.8		7.0		6.5	ns


Note 1: Applicable Read timing specifications are identical to Level-Sensitive Read timing.



XC4000E CLB RAM Synchronous (Edge-Triggered) Write Timing



XC4000E CLB Dual-Port RAM Synchronous (Edge-Triggered) Write Timing





XC4000E CLB Level-Sensitive RAM Switching Characteristic Guidelines


Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

	Spe	eed Grade	-	4	-	3	-2		-	·1	Units
Description	Size	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Write Operation	ı	l								1	
Address write cycle time	16x2 32x1	T _{WC}	8.0 8.0		8.0 8.0		8.0 8.0		8.0 8.0		ns ns
Write Enable pulse width (High)	16x2 32x1	T _{WP} T _{WPT}	4.0 4.0		4.0 4.0		4.0 4.0		4.0 4.0		ns ns
Address setup time before WE	16x2 32x1	T _{AS} T _{AST}	2.0 2.0		2.0 2.0		2.0 2.0		2.0 2.0		ns ns
Address hold time after end of WE	16x2 32x1	T _{AH} T _{AHT}	2.5 2.0		2.0 2.0		2.0 2.0		2.0 2.0		ns ns
DIN setup time before end of WE	16x2 32x1	T _{DS} T _{DST}	4.0 5.0		2.2 2.2		0.8 0.8		0.8 0.8		ns ns
DIN hold time after end of WE	16x2 32x1	T _{DH} T _{DHT}	2.0 2.0		2.0 2.0		2.0 2.0		2.0 2.0		ns ns
Read Operation		•									
Address read cycle time	16x2 32x1	T _{RC} T _{RCT}	4.5 6.5		3.1 5.5		2.6 3.8		2.6 3.8		ns ns
Data valid after address change (no Write Enable)	16x2 32x1	T _{ILO} T _{IHO}		2.7 4.7		1.8 3.2		1.6 2.7		1.6 2.7	ns ns
Read Operation, Clocking Data into	o Flip-Fl	ор									
Address setup time before clock K	16x2 32x1	T _{ICK}	4.0 6.1		3.0 4.6		2.4 3.9		2.4 3.9		ns ns
Read During Write		•						•			
Data valid after WE goes active (DIN stable before WE)	16x2 32x1	T _{wo}		10.0 12.0		6.0 7.3		4.9 5.6		4.9 5.6	ns ns
Data valid after DIN (DIN changes during W E)	16x2 32x1	T _{DO} T _{DOT}		9.0 11.0		6.6 7.6		5.8 6.2		5.8 6.2	ns ns
Read During Write, Clocking Data	into Flip	-Flop								1	
WE setup time before clock K	16x2 32x1	T _{WCK} T _{WCKT}	8.0 9.6		6.0 6.8		5.1 5.8		5.1 5.8		ns ns
Data setup time before clock K	16x2 32x1	T _{DCK} T _{DCKT}	7.0 8.0		5.2 6.2		4.4 5.3		4.4 5.3		ns ns
	ı	1		1	ı				Prelir	ninary	

Note 1: Timing for the 16x1 RAM option is identical to 16x2 RAM timing.



XC4000E CLB Level-Sensitive RAM Timing Characteristics





XC4000E Guaranteed Input and Output Parameters (Pin-to-Pin, TTL I/O)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values apply to all XC4000E devices unless otherwise noted.

	Spe	ed Grade	-4	-3	-2	-1	l lmita
Description	Symbol	Device					Units
Global Clock to Output (fast) using OFF TPG Global Clock-to-Output Delay X3202	T _{ICKOF} (Max)	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	12.5 14.0 14.5 15.0 16.0 16.5 17.0	10.2 10.7 10.7 10.8 10.9 11.0 11.0	8.7 9.1 9.1 9.2 9.3 9.4 10.2 10.8	5.8 6.2 6.4 6.6 6.8 7.2 7.4	ns ns ns ns ns ns
Global Clock to Output (slew-limited) using OFF TPG Global Clock-to-Output Delay X3202	^Т іско (Max)	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	16.5 18.0 18.5 19.0 20.0 20.5 21.0 21.0	14.0 14.7 14.7 14.8 14.9 15.0 15.1 15.3	11.5 12.0 12.0 12.1 12.2 12.8 12.8 13.0	7.8 8.2 8.4 8.6 8.8 9.2 9.4	ns ns ns ns ns ns
Input Setup Time, using IFF (no delay)	T _{PSUF} (Min)	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	2.5 2.0 1.9 1.4 1.0 0.5 0	2.3 1.2 1.0 0.6 0.2 0 0	2.3 1.2 1.0 0.6 0.2 0 0	1.5 0.8 0.6 0.2 0 0	ns ns ns ns ns ns
Input Hold Time, using IFF (no delay) Input Hold Time, using IFF D IFF IFF TPG TPG X3301	T _{PHF} (Min)	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	4.0 4.6 5.0 6.0 6.0 7.0 7.5 8.0	4.0 4.5 4.7 5.1 5.5 6.5 6.7 7.0	4.0 4.5 4.7 5.1 5.5 5.5 5.7	1.5 2.0 2.0 2.5 2.5 3.0 3.5	ns ns ns ns ns ns
Input Setup Time, using IFF (with delay) Input Set - Up Hold Time TpG TpG X3201	T _{PSU} (Min)	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	8.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5.5	7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0	6.0 6.0 6.0 6.0 6.0 6.0 6.8	5.0 5.0 5.0 5.0 5.0 5.0 5.0	ns ns ns ns ns ns
Input Hold Time, using IFF (with delay) Input Hold Time, using IFF IFF IFF IFF IFF IFF IFF IFF	T _{PH} (Min)	XC4003E XC4005E XC4006E XC4008E XC4010E XC4013E XC4020E XC4025E	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0	ns ns ns ns ns ns

OFF = Output Flip-Flop IFF = Input Flip-Flop or Latch

Preliminary



XC4000E IOB Input Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. Values apply to all XC4000E devices unless otherwise noted.

	Speed	d Grade	-	4	-:	3	-	2	-	1	Units
Description	Symbol	Device	Min	Max	Min	Max	Min	Max	Min	Max	Units
Propagation Delays (TTL Inputs)											
Pad to I1, I2											
Pad to I1, I2 via transparent	T _{PID}	All devices		3.0		2.5		2.0		1.4	ns
latch, no dela y											
with delay	T _{PLI}	All devices		4.8		3.6		3.6		2.8	ns
	T _{PDLI}	XC4003E		10.4		9.3		6.9		6.4	ns
		XC4005E		10.8		9.6		7.4		6.5	ns
		XC4006E		10.8		10.2		8.1		6.9	ns
		XC4008E		10.8		10.6		8.2		7.0	ns
		XC4010E		11.0		10.8		8.3		7.3	ns
		XC4013E		11.4		11.2		9.8		8.4	ns
		XC4020E		13.8		12.4		11.5		9.0	ns
		XC4025E		13.8		13.7		12.4		_	ns
Propagation Delays (CMOS Inputs)											
Pad to I1, I2	T _{PIDC}	All devices		5.5		4.1		3.7		1.9	ns
Pad to I1, I2 via transparent											
latch, no delay	T _{PLIC}	All devices		8.8		6.8		6.2		3.3	ns
with delay	T _{PDLIC}	XC4003E		16.5		12.4		11.0		6.9	ns
		XC4005E		16.5		13.2		11.9		7.0	ns
		XC4006E		16.8		13.4		12.1		7.4	ns
		XC4008E		17.3		13.8		12.4		7.4	ns
		XC4010E		17.5		14.0		12.6		7.8	ns
		XC4013E		18.0		14.4		13.0		9.0	ns
		XC4020E		20.8		15.6		14.0		9.5	ns
		XC4025E		20.8		15.6		14.0		_	ns
Propagation Delays											
Clock (IK) to I1, I2 (flip-flop) Clock (IK) to I1, I2	T _{IKRI}	All devices		5.6		2.8		2.8		2.7	ns
(latch enable, active Low)	T _{IKLI}	All devices		6.2		4.0		3.9		3.2	ns
Hold Times (Note 1)											
Pad to Clock (IK), no delay	T _{IKPI}	All devices	0		0		0		0		ns
with delay	T _{IKPID}	All devices	0		0		0		0		ns
Clock Enable (EC) to Clock (IK),											
no delay	TIKEC	All devices	1.5		1.5		0.9		0		ns
with delay	TIKECD	All devices	0		0		0		0		ns
				•					Prelin	ninary	

Note 1: Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input pin, see the pin-to-pin parameters in the Guaranteed Input and Output Parameters table.

Note 2: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.



XC4000E IOB Input Switching Characteristic Guidelines (Continued)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

	Speed G	irade	-	.4	-	3	-	2		1	Units
Description	Symbol	Device	Min	Max	Min	Max	Min	Max	Min	Max	Units
Setup Times (TTL Inputs)											
Pad to Clock (IK), no delay	T _{PICK}	All devices	4.0		2.6		2.0		1.5		ns
with delay	/ T _{PICKD}	XC4003E	10.9		8.2		6.0		4.8		ns
		XC4005E	10.9		8.7		6.1		5.1		ns
		XC4006E	10.9		9.2		6.2		5.8		ns
		XC4008E	11.1		9.6		6.3		5.8		ns
		XC4010E	11.3		9.8		6.4		6.0		ns
		XC4013E	11.8		10.2		7.9		7.6		ns
		XC4020E	14.0		11.4		9.4		8.2		ns
		XC4025E	14.0		11.4		10.0		_		ns
Setup Time (CMOS Inputs)											
Pad to Clock (IK), no delay	T _{PICKC}	All devices	6.0		3.3		2.4		2.4		ns
with delay	TPICKDC	XC4003E	12.0		8.8		6.9		5.3		ns
		XC4005E	12.0		9.7		8.0		5.6		ns
		XC4006E	12.3		9.9		8.1		6.3		ns
		XC4008E	12.8		10.3		8.2		6.3		ns
		XC4010E	13.0		10.5		8.3		6.5		ns
		XC4013E	13.5		10.9		10.0		7.9		ns
		XC4020E	16.0		12.1		12.1		8.1		ns
		XC4025E	16.0		12.1		12.1		_		ns
(TTL or CMOS)											
Clock Enable (EC) to Clock											
(IK), no delay	T _{ECIK}	All devices	3.5		2.5		2.1		1.5		ns
with delay	T _{ECIKD}	XC4003E	10.4		8.1		4.3		4.3		ns
		XC4005E	10.4		8.5		5.6		5.0		ns
		XC4006E	10.4		9.1		6.7		6.0		ns
		XC4008E	10.4		9.5		6.9		6.0		ns
		XC4010E	10.7		9.7		7.1		6.5		ns
		XC4013E	11.1		10.1		9.0		8.0		ns
		XC4020E	14.0		11.3		10.6		9.0		ns
		XC4025E	14.0		11.3		11.0		_		ns
Global Set/Reset (Note 3)											
Delay from GSR net	T _{RRI}			12.0		7.8		6.8		6.8	ns
through Q to I1, I2											
GSR width	T _{MRW}		13.0		11.5		11.5		10.0		ns
GSR inactive to first active	T _{MRI}										
Clock (IK) edge				<u> </u>			<u> </u>				
			_						Prelin	ninary	

Note 1: Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input pin, see the pin-to-pin parameters in the Guaranteed Input and Output Parameters table.

Note 2: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

Note 3: Timing is based on the XC4005E. For other devices see the XACT timing calculator.



XC4000E IOB Output Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all XC4000E devices unless otherwise noted.

Speed	Grade	-	4	-	3	-	2	-	1	Units
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Propagation Delays (TTL Output Levels)										
Clock (OK) to Pad, fast slew-rate limited Output (O) to Pad, fast slew-rate limited 3-state to Pad hi-Z (slew-rate independent) 3-state to Pad active and valid, fast	Tokpof Tokpos Topf Tops T _{TSHZ}		7.5 11.5 8.0 12.0 5.0		6.5 9.5 5.5 8.5 4.2		4.5 7.0 4.8 7.3 3.8		3.0 5.0 3.2 5.2 3.0	ns ns ns ns ns
slew-rate limited Propagation Delays (CMOS Output Levels)	T _{TSONS}		13.7		11.1		9.8		8.8	ns
Clock (OK) to Pad, fast slew-rate limited Output (O) to Pad, fast slew-rate limited 3-state to Pad hi-Z (slew-rate independent) 3-state to Pad active and valid, fast slew-rate limited	Tokpofc Tokposc Topfc Topsc Topsc Ttshzc Ttsonfc Ttsonsc		9.5 13.5 10.0 14.0 5.2 9.1 13.1		7.8 11.6 9.7 13.4 4.3 7.6		7.0 10.4 8.7 12.1 3.9 6.8 10.2		4.0 7.0 4.0 6.0 3.9 6.8 8.8	ns ns ns ns ns
								Prelin	ninary	

Note 1: Output timing is measured at pin threshold, with 50pF external capacitive loads (incl. test fixture). Slew-rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. For the effect of capacitive loads on ground bounce, see the "Additional XC4000 Data" section of the Programmable Logic Data Book.

Note 2: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.



XC4000E IOB Output Switching Characteristic Guidelines (Continued)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). For Propagation Delays, slew-rate = fast unless otherwise noted. Values apply to all XC4000E devices unless otherwise noted.

Speed	Grade	-	4	-	3	-	2	-1		Units
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Ullits
Setup and Hold										
Output (O) to clock (OK) setup time	T _{OOK}	5.0		4.6		3.8		2.3		ns
Output (O) to clock (OK) hold time	T _{OKO}	0		0		0		0		ns
Clock Enable (EC) to clock (OK) setup	T _{ECOK}	4.8		3.5		2.7		2.0		ns
Clock Enable (EC) to clock (OK) hold	T _{OKEC}	1.2		1.2		0.5		0		ns
Clock										
Clock High	T _{CH}	4.5		4.0		4.0			3.0	ns
Clock Low	T _{CL}	4.5		4.0		4.0			3.0	ns
Global Set/Reset (Note 3)								•		
Delay from GSR net to Pad	T _{RPO}		15.0		11.8		8.7		7.0	ns
GSR width	T _{MRW}	13.0		11.5		11.5				ns
GSR inactive to first active clock (OK) edge	T _{MRO}									
	•		•	•	•	•	•	Prelin	ninary	

Note 1: Output timing is measured at pin threshold, with 50pF external capacitive loads (incl. test fixture). Slew-rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. For the effect of capacitive loads on ground bounce, see the "Additional XC4000 Data" section of the Programmable Logic Data Book.

Note 2: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

Note 3: Timing is based on the XC4005E. For other devices see the XACT timing calculator.



XC4000E Boundary Scan (JTAG) Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements. For more detailed, more precise, and more up-to-date information, use the values provided by the XACT timing calculator and used in the simulator. These values can be printed in tabular format by running LCA2XNF -S.

The following guidelines reflect worst-case values over the recommended operating conditions. They are expressed in units of nanoseconds and apply to all XC4000E devices unless otherwise noted.

Speed	Grade	-4		-3		_	2	-1		Units
Description	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Ullits
Setup and Hold										
Input (TDI) to clock (TCK) setup time	T _{TDITCK}	30.0		30.0		30.0		20.0		ns
Input (TDI) to clock (TCK) hold time	T _{TCKTDI}	0		0		0		0		ns
Input (TMS) to clock (TCK) setup time	T _{TMSTCK}	15.0		15.0		15.0		10.0		ns
Input (TMS) to clock (TCK) hold time	Ттсктмѕ	0		0		0		0		ns
Propagation Delay					1	1				
Clock (TCK) to Pad (TDO)	T _{TCKPO}		30.0		30.0		30.0		20.0	ns
Clock										
Clock (TCK) High	T _{TCKH}	5.0		5.0		5.0		4.0		ns
Clock (TCK) Low	T _{TCKL}	5.0		5.0		5.0		4.0		ns
F _{MAX} (MHz)										
	F _{MAX}		15.0		15.0		15.0		25.0	ns
								Prelin	ninary	

- Note 1: Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input pin, see the pin-to-pin parameters in the Guaranteed Input and Output Parameters table.
- Note 2: Output timing is measured at pin threshold, with 50pF external capacitive loads (incl. test fixture). Slew-rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. For the effect of capacitive loads on ground bounce, see the "Additional XC4000 Data" section of the Programmable Logic Data Book.
- Note 3: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.



Device-Specific Pinout Tables

Device-specific tables include all packages for each XC4000 and XC4000X Series device. They follow the pad locations around the die, and include boundary scan register locations.

XC4002XL Device Pinout Tables

XC4002XL Pad Names	PC84	PQ100	VQ100	PG120	Boundary Scan
VCC	P2	P92	P89	G3	
I/O (A8)	P3	P93	P90	G1	26
I/O (A9)	P4	P94	P91	F1	29
I/O (A10)	P5	P97	P94	F3	32
I/O (A11)	P6	P98	P95	D1	35
I/O (A12)	P7	P99	P96	C1	38
I/O (A13)	P8	P100	P97	D2	41
I/O (A14)	P9	P1	P98	C2	44
I/O,GCK8 (A15)	P10	P2	P99	D3	47
VCC	P11	P3	P100	C3	
GND	P12	P4	P1	C4	
I/O, GCK1(A16)	P13	P5	P2	B2	50
I/O (A17)	P14	P6	P3	B3	53
I/O, TDI	P15	P7	P4	C5	56
I/O, TCK	P16	P8	P5	B4	59
I/O, TMS	P17	P9	P6	B5	62
1/O, TWIS	P18	P10	P7	A4	65
1/0	P19	P12	P9	B6	68
1/0	P20	P13	P10	A 6	71
GND	P20	P13	P10	B7	'
		P14 P15			
VCC	P22		P12 P13	C7	74
1/0	P23	P16		A7	74
1/0	P24	P17	P14	A8	77
1/0	P25	P19	P16	C8	80
1/0	P26	P20	P17	A 10	83
1/0	P27	P21	P18	B9	86
1/0	-	P22	P19	A11	89
1/0	P28	P23	P20	C9	92
I/O, GCK2	P29	P24	P21	A12	95
O (M1)	P30	P25	P22	B11	98
GND	P31	P26	P23	C10	
I (M0)	P32	P27	P24	C11	101
VCC	P33	P28	P25	D11	
I (M2)	P34	P29	P26	B12	102
I/O, GCK3	P35	P30	P27	C12	103
I/O (HDC)	P36	P31	P28	A13	106
1/0	-	P32	P29	D12	109
I/O (LDC)	P37	P33	P30	C13	112
1/0	P38	P34	P31	E12	115
1/0	P39	P35	P32	D13	118
1/0	P40	P38	P35	F12	121
I/O (INIT)	P41	P39	P36	F13	124
VCC	P42	P40	P37	G12	124
GND	P43	P41	P38	G11	
I/O	P43	P41	P39	G13	127
1/0	P44 P45	P42 P43	P39 P40	H13	130
			P40 P43		
1/0	P46	P46		H11	133
1/0	P47	P47	P44	K13	136
1/0	P48	P48	P45	J12	139
1/0	P49	P49	P46	L13	142
1/0	P50	P50	P47	M13	145
I/O, GCK4	P51	P51	P48	L12	148
GND	P52	P52	P49	K11	
DONE	P53	P53	P50	L11	
VCC	P54	P54	P51	L10	
PROGRAM	P55	P55	P52	M12	
I/O (D7)	P56	P56	P53	M11	151
I/O, GCK5	P57	P57	P54	N13	154

XC4002XL Pad Names	PC84	PQ100	VQ100	PG120	Boundary Scan
I/O (D6)	P58	P58	P55	M10	157
1/0	-	P59	P56	N11	160
I/O (D5)	P59	P60	P57	M9	163
I/O (CS0)	P60	P61	P58	N10	166
I/O (D4)	P61	P64	P61	M8	169
1/0	P62	P65	P62	N8	172
VCC	P63	P66	P63	M7	
GND	P64	P67	P64	L7	
I/O (D3)	P65	P68	P65	N7	175
I/O (RS)	P66	P69	P66	N6	178
I/O (D2)	P67	P71	P68	L6	181
1/0	P68	P72	P69	N4	184
I/O (D1)	P69	P73	P70	M5	187
I/O (RCLK, RDY/BUSY)	P70	P74	P71	N3	190
I/O (D0, DIN)	P71	P75	P72	N2	193
I/O, GCK6 (DOUT)	P72	P76	P73	М3	196
CCLK	P73	P77	P74	L4	
VCC	P74	P78	P75	L3	
O, TDO	P75	P79	P76	M2	
GND	P76	P80	P77	K3	
I/O (A0, WS)	P77	P81	P78	L2	2
I/O, GCK7(A1)	P78	P82	P79	N1	5
I/O (CS1, A2)	P79	P83	P80	K2	8
I/O (A3)	P80	P84	P81	L1	11
I/O (A4)	P81	P85	P82	J2	14
I/O (A5)	P82	P86	P83	K1	17
I/O (A6)	P83	P89	P86	H2	20
I/O (A7)	P84	P90	P87	H1	23
GND	P1	P91	P88	G2	

Additional XC4002XL Package Pins

PG120

N.C. Pins										
E1	F2	E2	E3	B1	A1					
A 2	A 3	C6	A 5	A 9	B8					
B10	B13	E11	E13	J13	H12					
K12	J11	N12	L9	L8	N9					
N5	M6	M4	L5	M1	J3					
H3	J1									

1/22/99

PQ100

N.C. Pins										
P11	P18	P36	P37	P44	P45					
P62	P63	P70	P87	P88	P95					
P96										

1/22//99

VQ100

N.C. Pins										
P8	P15	P33	P34	P41	P42					
P59	P60	P67	P84	P85	P92					
P93										

1/22//99



Pin Locations for XC4003E Devices

VCC P2 P92 P89 G3	XC4003E Pad Name	PC84	PQ100	VQ100	PG120	Bndry Scan
		P2	P92	P89	G3	-
	I/O (A8)	P3	P93	P90	G1	32
	I/O (A9)	P4	P94	P91	F1	35
	_ ` '	-	P95	P92	E1	38
	1/0	-	P96	P93	F2	41
		P5				
	· ,					
	, ,					
	. ,					
VCC P11 P3 P100 C3 - GND P12 P4 P1 C4 - I/O, PGCKI (A16) P13 P5 P2 B2 62 I/O, TDI P14 P6 P3 B3 65 I/O, TDI P15 P7 P4 C5 68 I/O, TCK P16 P8 P5 B4 71 I/O, TMS P17 P9 P6 B5 74 I/O P18 P10 P7 A4 77 I/O P20 P13 P10 A6 89 I/O						
GND						
I/O, PGCK1 (A16)						
	, , ,					
I/O, TCK	_ , ,					
I/O, TMS	· · · · · · · · · · · · · · · · · · ·					
		 				
		-				
		- D40				
GND						
VCC P22 P15 P12 C7 - I/O P23 P16 P13 A7 92 I/O P24 P17 P14 A8 95 I/O - P18 P15 A9 98 I/O - - - B8 101 I/O P25 P19 P16 C8 104 I/O P26 P20 P17 A10 107 I/O P27 P21 P18 B9 110 I/O P27 P21 P18 B9 110 I/O P27 P21 P18 B9 110 I/O P28 P23 P20 C9 116						
I/O						
		-				
I/O						
I/O - P22 P19 A11 113 I/O P28 P23 P20 C9 116 I/O, SGCK2 P29 P24 P21 A12 119 O (M1) P30 P25 P22 B11 122 GND P31 P26 P23 C10 - I (M0) P32 P27 P24 C11 125 VCC P33 P28 P25 D11 - I (M2) P34 P29 P26 B12 126 I/O, PGCK2 P35 P30 P27 C12 127 I/O (HDC) P36 P31 P28 A13 130 I/O P37 P33 P30 C12 127 I/O (HDC) P36 P31 P28 A13 130 I/O P37 P33 P30 C13 136 I/O P38 P34 P31 E12 133 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
I/O P28 P23 P20 C9 116 I/O, SGCK2 P29 P24 P21 A12 119 O (M1) P30 P25 P22 B11 122 GND P31 P26 P23 C10 - I (M0) P32 P27 P24 C11 125 VCC P33 P28 P25 D11 - I (M2) P34 P29 P26 B12 126 I/O, PGCK2 P35 P30 P27 C12 127 I/O (HDC) P36 P31 P28 A13 130 I/O P40 P36 P31 P28 A13 130 I/O P37 P33 P30 C13 136 I/O P37 P33 P30 C13 136 I/O P38 P34 P31 E12 139 I/O P39 P35 P32 D13		+				
I/O, SGCK2 P29 P24 P21 A12 119 O (M1) P30 P25 P22 B11 122 GND P31 P26 P23 C10 - I (M0) P32 P27 P24 C11 125 VCC P33 P28 P25 D11 - I (M2) P34 P29 P26 B12 126 I/O, PGCK2 P35 P30 P27 C12 127 I/O (HDC) P36 P31 P28 A13 130 I/O - P32 P29 D12 133 I/O - P37 P33 P30 C13 136 I/O P37 P33 P30 C13 136 I/O P38 P34 P31 E12 139 I/O P39 P35 P32 D13 142 I/O P39 P35 P32 D13						
O (M1) P30 P25 P22 B11 122 GND P31 P26 P23 C10 - I (M0) P32 P27 P24 C11 125 VCC P33 P28 P25 D11 - I (M2) P34 P29 P26 B12 126 I/O, PGCK2 P35 P30 P27 C12 127 I/O, PGCK2 P35 P30 P27 C12 127 I/O, HDC) P36 P31 P28 A13 130 I/O P36 P31 P29 D12 133 I/O P37 P33 P30 C13 136 I/O P38 P34 P31 E12 139 I/O P38 P34 P31 E12 139 I/O P39 P35 P32 D13 142 I/O P39 P35 P32 D13 142						
GND P31 P26 P23 C10 - I (M0) P32 P27 P24 C11 125 VCC P33 P28 P25 D11 - I (M2) P34 P29 P26 B12 126 I/O, PGCK2 P35 P30 P27 C12 127 I/O (HDC) P36 P31 P28 A13 130 I/O - P36 P31 P29 D12 133 I/O - P37 P33 P30 C13 136 I/O P37 P33 P30 C13 136 I/O P38 P34 P31 E12 139 I/O P39 P35 P32 D13 142 I/O - P36 P33 F11 145 I/O - P37 P34 E13 148 I/O P40 P38 P35 F12 </td <td>I/O, SGCK2</td> <td></td> <td></td> <td></td> <td></td> <td></td>	I/O, SGCK2					
I (M0) P32 P27 P24 C11 125 VCC P33 P28 P25 D11 - I (M2) P34 P29 P26 B12 126 I/O, PGCK2 P35 P30 P27 C12 127 I/O (HDC) P36 P31 P28 A13 130 I/O - P32 P29 D12 133 I/O - P37 P33 P30 C13 136 I/O P38 P34 P31 E12 139 I/O P38 P34 P31 E12 139 I/O P39 P35 P32 D13 142 I/O - P36 P33 F11 145 I/O - P37 P34 E13 148 I/O P40 P38 P35 F12 151 I/O (INIT) P41 P39 P36 F13	O (M1)		P25		B11	122
VCC P33 P28 P25 D11 - I (M2) P34 P29 P26 B12 126 I/O, PGCK2 P35 P30 P27 C12 127 I/O (HDC) P36 P31 P28 A13 130 I/O - P32 P29 D12 133 I/O (LDC) P37 P33 P30 C13 136 I/O P38 P34 P31 E12 139 I/O P39 P35 P32 D13 142 I/O - P36 P33 F11 145 I/O - P37 P34 E13 148 I/O P40 P38 P35 F12 151 I/O P40 P38 P35 F12 151 I/O (INIT) P41 P39 P36 F13 154 VCC P42 P40 P37 G12 - <	GND					
I (M2) P34 P29 P26 B12 126 I/O, PGCK2 P35 P30 P27 C12 127 I/O (HDC) P36 P31 P28 A13 130 I/O - P32 P29 D12 133 I/O P37 P33 P30 C13 136 I/O P38 P34 P31 E12 139 I/O P39 P35 P32 D13 142 I/O - P36 P33 F11 145 I/O - P36 P33 F11 145 I/O - P37 P34 E13 148 I/O P40 P38 P35 F12 151 I/O INIT P41 P39 P36 F13 154 VCC P42 P40 P37 G12 - GND P43 P41 P38 G11 - <td>I (M0)</td> <td>P32</td> <td>P27</td> <td>P24</td> <td>C11</td> <td>125</td>	I (M0)	P32	P27	P24	C11	125
I/O, PGCK2 P35 P30 P27 C12 127 I/O (HDC) P36 P31 P28 A13 130 I/O - P32 P29 D12 133 I/O (LDC) P37 P33 P30 C13 136 I/O P38 P34 P31 E12 139 I/O P39 P35 P32 D13 142 I/O - P36 P33 F11 145 I/O - P37 P34 E13 148 I/O P40 P38 P35 F12 151 I/O P40 P38 P35 F12 151 VO (INIT) P41 P39 P36 F13 154 VCC P42 P40 P37 G12 - GND P43 P41 P38 G11 - I/O P44 P42 P39 G13 157	vcc					-
I/O (HDC) P36 P31 P28 A13 130 I/O - P32 P29 D12 133 I/O (LDC) P37 P33 P30 C13 136 I/O P38 P34 P31 E12 139 I/O P39 P35 P32 D13 142 I/O - P36 P33 F11 145 I/O - P37 P34 E13 148 I/O P40 P38 P35 F12 151 I/O (INIT) P41 P39 P36 F13 154 VCC P42 P40 P37 G12 - GND P43 P41 P38 G11 - I/O P44 P42 P39 G13 157 I/O P45 P43 P40 H13 160 I/O P45 P44 P41 J13 163 <td>I (M2)</td> <td>P34</td> <td>P29</td> <td>P26</td> <td>B12</td> <td>126</td>	I (M2)	P34	P29	P26	B12	126
I/O - P32 P29 D12 133 I/O (LDC) P37 P33 P30 C13 136 I/O P38 P34 P31 E12 139 I/O P39 P35 P32 D13 142 I/O - P36 P33 F11 145 I/O - P37 P34 E13 148 I/O P40 P38 P35 F12 151 I/O (INIT) P41 P39 P36 F13 154 VCC P42 P40 P37 G12 - GND P43 P41 P38 G11 - I/O P44 P42 P39 G13 157 I/O P45 P43 P40 H13 160 I/O P45 P43 P40 H13 163	I/O, PGCK2	P35	P30	P27	C12	127
I/O (LDC) P37 P33 P30 C13 136 I/O P38 P34 P31 E12 139 I/O P39 P35 P32 D13 142 I/O - P36 P33 F11 145 I/O - P37 P34 E13 148 I/O P40 P38 P35 F12 151 I/O (INIT) P41 P39 P36 F13 154 VCC P42 P40 P37 G12 - GND P43 P41 P38 G11 - I/O P44 P42 P39 G13 157 I/O P45 P43 P40 H13 160 I/O - P44 P41 J13 163	I/O (HDC)	P36	P31	P28	A13	130
I/O P38 P34 P31 E12 139 I/O P39 P35 P32 D13 142 I/O - P36 P33 F11 145 I/O - P37 P34 E13 148 I/O P40 P38 P35 F12 151 I/O (INIT) P41 P39 P36 F13 154 VCC P42 P40 P37 G12 - VCC P42 P40 P37 G12 - I/O P43 P41 P38 G11 - I/O P44 P42 P39 G13 157 I/O P45 P43 P40 H13 160 I/O - P44 P41 J13 163	1/0	-	P32	P29	D12	133
I/O P39 P35 P32 D13 142 I/O - P36 P33 F11 145 I/O - P37 P34 E13 148 I/O P40 P38 P35 F12 151 I/O (INIT) P41 P39 P36 F13 154 VCC P42 P40 P37 G12 - GND P43 P41 P38 G11 - I/O P44 P42 P39 G13 157 I/O P45 P43 P40 H13 160 I/O - P44 P41 J13 163	I/O (LDC)	P37	P33	P30	C13	136
I/O - P36 P33 F11 145 I/O - P37 P34 E13 148 I/O P40 P38 P35 F12 151 I/O (NIT) P41 P39 P36 F13 154 VCC P42 P40 P37 G12 - GND P43 P41 P38 G11 - I/O P44 P42 P39 G13 157 I/O P45 P43 P40 H13 160 I/O - P44 P41 J13 163	I/O	P38	P34	P31	E12	139
I/O - P37 P34 E13 148 I/O P40 P38 P35 F12 151 I/O (INIT) P41 P39 P36 F13 154 VCC P42 P40 P37 G12 - GND P43 P41 P38 G11 - I/O P44 P42 P39 G13 157 I/O P45 P43 P40 H13 160 I/O - P44 P41 J13 163	I/O	P39	P35	P32	D13	142
I/O P40 P38 P35 F12 151 I/O (INIT) P41 P39 P36 F13 154 VCC P42 P40 P37 G12 - GND P43 P41 P38 G11 - I/O P44 P42 P39 G13 157 I/O P45 P43 P40 H13 160 I/O - P44 P41 J13 163	I/O	-	P36	P33	F11	145
I/O P40 P38 P35 F12 151 I/O (INIT) P41 P39 P36 F13 154 VCC P42 P40 P37 G12 - GND P43 P41 P38 G11 - I/O P44 P42 P39 G13 157 I/O P45 P43 P40 H13 160 I/O - P44 P41 J13 163	I/O	-	P37	P34	E13	148
VCC P42 P40 P37 G12 - GND P43 P41 P38 G11 - I/O P44 P42 P39 G13 157 I/O P45 P43 P40 H13 160 I/O - P44 P41 J13 163	I/O		P38	P35	F12	151
VCC P42 P40 P37 G12 - GND P43 P41 P38 G11 - I/O P44 P42 P39 G13 157 I/O P45 P43 P40 H13 160 I/O - P44 P41 J13 163	I/O (ĪNIT)	P41	P39	P36	F13	154
GND P43 P41 P38 G11 - I/O P44 P42 P39 G13 157 I/O P45 P43 P40 H13 160 I/O - P44 P41 J13 163						
I/O P44 P42 P39 G13 157 I/O P45 P43 P40 H13 160 I/O - P44 P41 J13 163						
I/O P45 P43 P40 H13 160 I/O - P44 P41 J13 163						
I/O - P44 P41 J13 163						
		1 -				
	1/0	<u> </u>	P45	P42	H12	166

XC4003E	PC84	PQ100	VQ100	PG120	Bndry Scan
Pad Name	P46	P46	P43	H11	169
1/0	P47	P47	P44	K13	172
1/0	P48	P48	P45	J12	175
1/0	P49	P49	P46	L13	178
1/0	P50	P50	P47	M13	181
I/O, SGCK3	P51	P51	P48	L12	184
GND	P52	P52	P49	K11	-
DONE	P53	P53	P50	L11	_
VCC	P54	P54	P51	L10	_
PROGRAM	P55	P55	P52	M12	_
I/O (D7)	P56	P56	P53	M11	187
I/O, PGCK3	P57	P57	P54	N13	190
I/O (D6)	P58	P58	P55	M10	193
1/0	1 30	P59	P56	N11	196
I/O (D5)	P59	P60	P57	M9	199
I/O (CSO)	P60	P61	P58	N10	202
1/0	-	P62	P59	L8	205
1/0	_	P63	P60	N9	208
I/O (D4)	P61	P64	P61	M8	211
1/0	P62	P65	P62	N8	214
vcc	P63	P66	P63	M7	-
GND	P64	P67	P64	L7	_
I/O (D3)	P65	P68	P65	N7	217
I/O (RS)	P66	P69	P66	N6	220
1/0	-	P70	P67	N5	223
1/0	_	-	-	M6	226
I/O (D2)	P67	P71	P68	L6	229
1/0	P68	P72	P69	N4	232
I/O (D1)	P69	P73	P70	M5	235
I/O (RCLK,	P70	P74	P71	N3	238
RDY/BUSY)		' ' '	' ' '	'''	
I/O (D0, DIŃ)	P71	P75	P72	N2	241
I/O, SGCK4 (DOUT)	P72	P76	P73	М3	244
CCLK	P73	P77	P74	L4	-
vcc	P74	P78	P75	L3	-
O, TDO	P75	P79	P76	M2	0
GND	P76	P80	P77	КЗ	-
I/O (A0, WS)	P77	P81	P78	L2	2
I/O, PGCK4 (A1)	P78	P82	P79	N1	5
I/O (CS1, A2)	P79	P83	P80	K2	8
I/O (A3)	P80	P84	P81	L1	11
I/O (A4)	P81	P85	P82	J2	14
I/O (A5)	P82	P86	P83	K1	17
1/0	-	P87	P84	НЗ	20
1/0	-	P88	P85	J1	23
I/O (A6)	P83	P89	P86	H2	26
I/O (A7)	P84	P90	P87	H1	29
GND	P1	P91	P88	G2	-

Additional XC4003E Package Pins

PG120

Not Connected Pins									
A1 A2 A3 B1 B10 B13									
E2	E3	E11	J3	J11	K12				
L5	L9	M1	M4	N12	-				



Pin Locations for XC4005E/XL Devices

XC4005E/XL	PC	PQ	VQ	TQ	PG	PQ	PQ	Bndry
Pad Name	84	100	100††	144	156†	160	208	Scan
VCC	P2	P92	P89	P128	Н3	P142	P183	-
I/O (A8)	P3	P93	P90	P129	H1	P143	P184	44
I/O (A9)	P4	P94	P91	P130	G1	P144	P185	47
I/O (A19) ††	-	P95	P92	P131	G2	P145	P186	50
I/O (A18) ††	-	P96	P93	P132	G3	P146	P187	53
I/O (A10)	P5	P97	P94	P133	F1	P147	P190	56
I/O (A11)	P6	P98	P95	P134	F2	P148	P191	59
1/0	-	-	-	P135	E1	P149	P192	62
1/0	-	-	-	P136	E2	P150	P193	65
GND	-	-	-	P137	F3	P151	P194	-
I/O (A12)	P7	P99	P96	P138	E3	P154	P199	68
I/O (A13)	P8	P100	P97	P139	C1	P155	P200	71
1/0	-	-	-	P140	C2	P156	P201	74
1/0	-	-	-	P141	D3	P157	P202	77
I/O (A14)	P9	P1	P98	P142	B1	P158	P203	80
I/O, SGCK1 †,	P10	P2	P99	P143	B2	P159	P204	83
GCK8 †† (A15)								
VCC	P11	P3	P100	P144	C3	P160	P205	-
GND	P12	P4	P1	P1	C4	P1	P2	-
I/O, PGCK1†,	P13	P5	P2	P2	В3	P2	P4	86
GCK1++ (A16)	D4.4	D0	D0	DO		D0	De	- 00
I/O (A17)	P14	P6	P3	P3	A1	P3	P5	89
I/O I/O	-	-	-	P4 P5	A2	P4	P6 P7	92
	D46	- D7	- 04		C5	P5		95
I/O, TDI	P15	P7	P4	P6	B4	P6	P8	98
I/O, TCK	P16	P8	P5	P7	A3	P7	P9	101
GND	-	-	-	P8	C6	P10	P14	-
I/O I/O	-	-	-	P9	B5	P11 P12	P15 P16	104
		-	-	P10	B6			107
I/O, TMS	P17	P9	P6	P11	A5	P13	P17	110
1/0	P18	P10	P7	P12	C7	P14	P18	113
1/0	-	-	-	P13	B7	P15	P21	116
1/0	-	P11	P8		A 6	P16	P22	119
1/0	P19 P20	P12 P13	P9	P15 P16		P17 P18	P23 P24	122 125
	P20	P13	P10 P11	P16	A 8	P18	P24	
GND VCC	P21	P14	P12	P17	B8	P20	P25	-
1/0	P23	P16	P13	P19	C9	P21	P27	128
1/0	P23	P16	P13	P19	B9	P21	P28	131
1/0	-	P18	P15	P21	A9	P23	P29	134
1/0	-	-	-	P22	B10	P24	P30	137
1/0	P25	- P19	P16	P23	C10	P25	P33	140
1/0	P26	P20	P17	P24	A10	P26	P34	143
1/0	-	-	-	P25	A11	P27	P35	146
1/0	-	-	-	P26	B11	P28	P36	149
GND	-		_	P27	C11	P29	P37	-
1/0	P27	P21	P18	P28	B12	P32	P42	152
1/0	1 21	P22	P19	P29	A13	P33	P43	155
1/0	<u> </u>	-	1 13	P30	A14	P34	P44	158
1/0	-	-	_	P31	C12	P35	P45	161
1/0	P28	P23	P20	P32	B13	P36	P46	164
I/O, SGCK2 †,	P29	P24	P21	P33	B14	P37	P47	167
GCK2 ††	' 20	'	' - '	' 00	517	' ' '	' ¬'	'`'
O (M1)	P30	P25	P22	P34	A15	P38	P48	170
GND	P31	P26	P23	P35	C13	P39	P49	-
I (M0)	P32	P27	P24	P36	A16	P40	P50	173
VCC	P33	P28	P25	P37	C14	P41	P55	-
I (M2)	P34	P29	P26	P38	B15	P42	P56	174
I/O, PGCK2 †,	P35	P30	P27	P39	B16	P43	P57	175
GCK3 ††	"	- 20		- 55				''
I/O (HDC)	P36	P31	P28	P40	D14	P44	P58	178
1/0	-	-	-	P41	C15	P45	P59	181
1/0	-	-	-	P42	D15	P46	P60	184
1/0	-	P32	P29	P43	E14	P47	P61	187
1/O (<u>LDC</u>)	P37	P33	P30	P44	C16	P48	P62	190
5 (2.5.5)	1 . 0,		55		010	, +0		

XC4005E/XL Pad Name	PC 84	PQ 100	VQ 100††	TQ 144	PG 156†	PQ 160	PQ 208	Bndry Scan
GND	-	-	-	P45	F14	P51	P67	-
I/O	-	-	-	P46	F15	P52	P68	193
I/O	-	-	-	P47	E16	P53	P69	196
I/O	P38	P34	P31	P48	F16	P54	P70	199
I/O	P39	P35	P32	P49	G14	P55	P71	202
1/0	-	P36	P33	P50	G15	P56	P74	205
I/O	-	P37	P34	P51	G16	P57	P75	208
1/0	P40	P38	P35	P52	H16	P58	P76	211
I/O (INIT)	P41	P39	P36	P53	H15	P59	P77	214
VCC	P42	P40	P37	P54	H14	P60	P78	-
GND	P43	P41		P55				
			P38		J14	P61	P79	- 017
1/0	P44	P42	P39	P56	J15	P62	P80	217
1/0	P45	P43	P40	P57	J16	P63	P81	220
1/0	-	P44	P41	P58	K16	P64	P82	223
1/0	-	P45	P42	P59	K15	P65	P83	226
1/0	P46	P46	P43	P60	K14	P66	P86	229
1/0	P47	P47	P44	P61	L16	P67	P87	232
I/O	-	-	-	P62	M16	P68	P88	235
1/0	l -	-	-	P63	L15	P69	P89	238
GND	-	-	-	P64	L14	P70	P90	-
1/0	P48	P48	P45	P65	P16	P73	P95	241
1/0	P49	P49	P46	P66	M14	P74	P96	244
I/O	1 45	145	-	P67	N15	P75	P97	247
1/0	+ -			P68	P15	P76	P98	250
	-	-						
1/0	P50	P50	P47	P69	N14	P77	P99	253
I/O, SGCK3 †,	P51	P51	P48	P70	R16	P78	P100	256
GCK4 ††	I							
GND	P52	P52	P49	P71	P14	P79	P101	-
DONE	P53	P53	P50	P72	R15	P80	P103	-
VCC	P54	P54	P51	P73	P13	P81	P106	-
PROGRAM	P55	P55	P52	P74	R14	P82	P108	-
I/O (D7)	P56	P56	P53	P75	T16	P83	P109	259
I/O, PGCK3†,	P57	P57	P54	P76	T15	P84	P110	262
GCK5††								
1/0	-	-	-	P77	R13	P85	P111	265
1/0	-	-	-	P78	P12	P86	P112	268
I/O (D6)	P58	P58	P55	P79	T14	P87	P113	271
I/O	-	P59	P56	P80	T13	P88	P114	274
GND	 -	1 33		P81	P11	P91	P119	2/4
I/O	-	_	-			P92	P120	077
	-	-	-	P82	R11		P120	277
1/0			-	P83	T11	P93	P121	280
I/O (D5)	P59	P60	P57	P84	T10	P94	P122	283
I/O (CS0)	P60	P61	P58	P85	P10	P95	P123	286
I/O	-	P62	P59	P86	R10	P96	P126	289
1/0	-	P63	P60	P87	T9	P97	P127	292
I/O (D4)	P61	P64	P61	P88	R9	P98	P128	295
1/0	P62	P65	P62	P89	P9	P99	P129	298
VCC	P63	P66	P63	P90	R8	P100	P130	-
GND	P64	P67	P64	P91	P8	P101	P131	-
I/O (D3)	P65	P68	P65	P92	T8	P102	P132	301
I/O (RS)	P66	P69	P66	P93	T7	P103	P133	304
I/O	+		P67	P94			P134	307
	-	P70			T6	P104		
1/0	- D07	-	-	P95	R7	P105	P135	310
I/O (D2)	P67	P71	P68	P96	P7	P106	P138	313
1/0	P68	P72	P69	P97	T5	P107	P139	316
1/0	-	-	-	P98	R6	P108	P140	319
I/O	-	-	-	P99	T4	P109	P141	322
GND	-	-	-	P100	P6	P110	P142	-
I/O (D1)	P69	P73	P70	P101	Т3	P113	P147	325
I/O (RCLK,	P70	P74	P71	P102	P5	P114	P148	328
RDY/BUSY)	1''	' ' -	' ' '	1 102	'	l 	' ' 70	525
1/0	 -	-	-	P103	R4	P115	P149	331
1/0	-	-	-	P103	R3	P116	P150	334
// U	1 -		- P72	F 104	no	LLIIO	L 100	J 334



XC4005E/XL Pad Name	PC 84	PQ 100	VQ 100††	TQ 144	PG 156†	PQ 160	PQ 208	Bndry Scan
I/O, SGCK4 †, GCK6 †† (DOUT)	P72	P76	P73	P106	T2	P118	P152	340
CCLK	P73	P77	P74	P107	R2	P119	P153	-
VCC	P74	P78	P75	P108	P3	P120	P154	-
O, TDO	P75	P79	P76	P109	T1	P121	P159	0
GND	P76	P80	P77	P110	N3	P122	P160	-
I/O (A0, WS)	P77	P81	P78	P111	R1	P123	P161	2
I/O, PGCK4 †, GCK7 †† (A 1)	P78	P82	P79	P112	P2	P124	P162	5
1/0	-	-	-	P113	N2	P125	P163	8
I/O	-	-	-	P114	МЗ	P126	P164	11
I/O (CS1, A2)	P79	P83	P80	P115	P1	P127	P165	14
I/O (A3)	P80	P84	P81	P116	N1	P128	P166	17
GND	-	-	-	P118	L3	P131	P171	-
1/0	-	-	-	P119	L2	P132	P172	20
1/0	-	-	-	P120	L1	P133	P173	23
I/O (A4)	P81	P85	P82	P121	K3	P134	P174	26
I/O (A 5)	P82	P86	P83	P122	K2	P135	P175	29
I/O (A21) ††	-	P87	P84	P123	K1	P137	P178	32
I/O (A20) ††	-	P88	P85	P124	J1	P138	P179	35
I/O (A6)	P83	P89	P86	P125	J2	P139	P180	38
I/O (A7)	P84	P90	P87	P126	J3	P140	P181	41
GND	P1	P91	P88	P127	H2	P141	P182	-
6/10/97								

^{† =} E only †† = XL only

Additional XC4005E/XL Package Pins

TQ144

Not Connected Pins									
P117	-	-	-	-	-				
5/5/97									

PG156

Not Connected Pins									
A4	A 12	D1	D2	D16	E15				
M1	M2	M15	N16	R5	R12				
T12	-	-	-	-	-				
5/5/07									

PQ160

	Not Connected Pins									
P8	P9	P30	P31	P49	P50					
P71	P72	P89	P90	P111	P112					
P129	P130	P136	P152	P153	-					
6/16/97	6/16/97									

PQ208

	Not Connected Pins									
P1	P3	P10	P11	P12	P13					
P19	P20	P31	P32	P38	P39					
P40	P41	P51	P52	P53	P54					
P63	P64	P65	P66	P72	P73					
P84	P85	P91	P92	P93	P94					
P102	P104	P105	P107	P115	P116					
P117	P118	P124	P125	P136	P137					
P143	P144	P145	P146	P155	P156					
P157	P158	P167	P168	P169	P170					
P176	P177	P188	P189	P195	P196					
P197	P198	P206	P207	P208	-					
6/5/97										

Pin Locations for XC4006E Devices

XC4006E	PC	TQ	PG	PQ	PQ	Bndry
Pad Name	84	144	156	160	208	Scan
VCC	P2	P128	Н3	P142	P183	-
I/O (A 8)	P3	P129	H1	P143	P184	50
I/O (A 9)	P4	P130	G1	P144	P185	53
1/0	-	P131	G2	P145	P186	56
1/0	-	P132	G3	P146	P187	59
I/O (A10)	P5	P133	F1	P147	P190	62
I/O (A11)	P6	P134	F2	P148	P191	65
1/0	-	P135	E1	P149	P192	68
1/0	-	P136	E2	P150	P193	71
GND	-	P137	F3	P151	P194	-
1/0	-	-	D1	P152	P197	74
1/0	-	-	D2	P153	P198	77
I/O (A12)	P7	P138	E3	P154	P199	80
I/O (A13)	P8	P139	C1	P155	P200	83
1/0	-	P140	C2	P156	P201	86
1/0	-	P141	D3	P157	P202	89
I/O (A14)	P9	P142	B1	P158	P203	92
I/O, SGCK1 (A15)	P10	P143	B2	P159	P204	95
VCC	P11	P144	C3	P160	P205	-
GND	P12	P1	C4	P1	P2	-
I/O, PGCK1 (A16)	P13	P2	В3	P2	P4	98
I/O (A17)	P14	P3	A1	P3	P5	101
I/O	-	P4	A 2	P4	P6	104
I/O	-	P5	C5	P5	P7	107
I/O, TDI	P15	P6	B4	P6	P8	110
I/O, TCK	P16	P7	A 3	P7	P9	113
I/O	-	-	A 4	P8	P10	116
1/0	-	-	-	P9	P11	119
GND	-	P8	C6	P10	P14	

XC4006E Pad Name	PC 84	TQ 144	PG 156	PQ 160	PQ 208	Bndry Scan
1/0	-	P9	B5	P11	P15	122
1/0	-	P10	B6	P12	P16	125
I/O, TMS	P17	P11	A 5	P13	P17	128
1/0	P18	P12	C7	P14	P18	131
1/0	-	P13	B7	P15	P21	134
1/0	-	P14	A 6	P16	P22	137
1/0	P19	P15	A 7	P17	P23	140
1/0	P20	P16	A 8	P18	P24	143
GND	P21	P17	C8	P19	P25	-
VCC	P22	P18	B8	P20	P26	-
10	P23	P19	C9	P21	P27	146
1/0	P24	P20	B9	P22	P28	149
1/0	-	P21	A 9	P23	P29	152
1/0	ı	P22	B10	P24	P30	155
9	P25	P23	C10	P25	P33	158
9	P26	P24	A 10	P26	P34	161
9	-	P25	A11	P27	P35	164
1/0	-	P26	B11	P28	P36	167
GND	-	P27	C11	P29	P37	-
1/0	-	-	A12	P30	P40	170
9	-	-	-	P31	P41	173
1/0	P27	P28	B12	P32	P42	176
1/0	-	P29	A13	P33	P43	179
0	-	P30	A14	P34	P44	182
1/0	-	P31	C12	P35	P45	185
1/0	P28	P32	B13	P36	P46	188
I/O, SGCK2	P29	P33	B14	P37	P47	191
O (M1)	P30	P34	A15	P38	P48	194
GND	P31	P35	C13	P39	P49	-



XC4006E	PC	TQ	PG	PQ	PQ	Bndry
Pad Name	84	144	156	160	208	Scan
I (M0)	P32	P36	A 16	P40	P50	197
vcc	P33	P37	C14	P41	P55	-
I (M2)	P34	P38	B15	P42	P56	198
I/O, PGCK2	P35	P39	B16	P43	P57	199
I/O (HDC)	P36	P40	D14	P44	P58	202
1/0	-	P41	C15	P45	P59	205
1/0	-	P42	D15	P46	P60	208
1/0	-	P43	E14	P47	P61	211
I/O (LDC)	P37	P44	C16	P48	P62	214
1/0	-	-	E15	P49	P63	217
1/0	<u> </u>		D16	P50	P64	220
GND	<u> </u>	P45	F14	P51	P67	-
1/0	 -	P46	F15	P52	P68	223
1/0	-	P47	E16	P53	P69	226
1/0	P38	P48	F16	P54	P70	229
1/0	P39	P49	G14	P55	P71	232
1/0	-	P50	G15	P56	P74	235
1/0		P51	G16	P57	P75	238
1/O	P40	P52	H16	P58	P76	241
I/O (ĪNĪT)	P41	P53	H15	P59	P77	244
VCC	P42	P54	H14	P60	P78	-
GND	P43	P55	J14	P61	P79	- 0.17
1/0	P44	P56	J15	P62	P80	247
1/0	P45	P57	J16	P63	P81	250
1/0	-	P58	K16	P64	P82	253
1/0		P59	K15	P65	P83	256
1/0	P46	P60	K14	P66	P86	259
1/0	P47	P61 P62	L16 M16	P67 P68	P87 P88	262 265
1/0	 -	P62	L15	P68	P89	268
GND	+ -	P64	L13	P70	P90	- 200
I/O	+-	F04	N16	P71	P93	271
1/0	+ -		M15	P72	P94	274
1/0	P48	P65	P16	P73	P95	277
1/0	P49	P66	M14	P74	P96	280
1/0	1 43	P67	N15	P75	P97	283
1/0	+ -	P68	P15	P76	P98	286
1/0	P50	P69	N14	P77	P99	289
I/O, SGCK3	P51	P70	R16	P78	P100	292
GND	P52	P71	P14	P79	P101	-
DONE	P53	P72	R15	P80	P103	_
VCC	P54	P73	P13	P81	P106	_
PROGRAM	P55	P74	R14	P82	P108	_
I/O (D7)	P56	P75	T16	P83	P109	295
I/O, PGCK3	P57	P76	T15	P84	P110	298
1/0	-	P77	R13	P85	P111	301
1/0	-	P78	P12	P86	P112	304
I/O (D6)	P58	P79	T14	P87	P113	307
1/0	-	P80	T13	P88	P114	310
I/O	-	-	R12	P89	P115	313
1/0	-	-	T12	P90	P116	316
GND	-	P81	P11	P91	P119	-
I/O	-	P82	R11	P92	P120	319
I/O		P83	T11	P93	P121	322
I/O (D5)	P59	P84	T10	P94	P122	325
I/O (CS0)	P60	P85	P10	P95	P123	328
1/0	-	P86	R10	P96	P126	331
I/O	-	P87	T9	P97	P127	334
I/O (D4)	P61	P88	R9	P98	P128	337
1/0	P62	P89	P9	P99	P129	340
VCC	P63	P90	R8	P100	P130	
GND	P64	P91	P8	P101	P131	,
I/O (D3)	P65	P92	T8	P102	P132	343
I/O (RS)	P66	P93	T7	P103	P133	346

XC4006E	PC	TQ	PG	PQ	PQ	Bndry
Pad Name	84	144	156	160	208	Scan
1/0	-	P94	T6	P104	P134	349
1/0	-	P95	R7	P105	P135	352
I/O (D2)	P67	P96	P7	P106	P138	355
1/0	P68	P97	T5	P107	P139	358
1/0	-	P98	R6	P108	P140	361
1/0	-	P99	T4	P109	P141	364
GND	-	P100	P6	P110	P142	-
1/0	-	-	R5	P111	P145	367
1/0	-	-	-	P112	P146	370
I/O (D1)	P69	P101	T3	P113	P147	373
I/O (RCLK,	P70	P102	P5	P114	P148	376
RDY/BUSY)						
1/0	-	P103	R4	P115	P149	379
1/0	-	P104	R3	P116	P150	382
I/O (D0, DIN)	P71	P105	P4	P117	P151	385
I/O, SGCK4 (DOUT)	P72	P106	T2	P118	P152	388
CCLK	P73	P107	R2	P119	P153	-
VCC	P74	P108	P3	P120	P154	-
O, TDO	P75	P109	T1	P121	P159	0
GND	P76	P110	N3	P122	P160	-
I/O (A0, WS)	P77	P111	R1	P123	P161	2
I/O, PGCK4 (A1)	P78	P112	P2	P124	P162	5
1/0	-	P113	N2	P125	P163	8
1/0	-	P114	М3	P126	P164	11
I/O (CS1, A2)	P79	P115	P1	P127	P165	14
I/O (A3)	P80	P116	N1	P128	P166	17
1/0	-	P117	M2	P129	P167	20
1/0	-	-	M1	P130	P168	23
GND	-	P118	L3	P131	P171	-
1/0	-	P119	L2	P132	P172	26
1/0	-	P120	L1	P133	P173	29
I/O (A4)	P81	P121	K3	P134	P174	32
I/O (A5)	P82	P122	K2	P135	P175	35
1/0	-	P123	K1	P137	P178	38
I/O	-	P124	J1	P138	P179	41
I/O (A6)	P83	P125	J2	P139	P180	44
I/O (A7)	P84	P126	J3	P140	P181	47
GND	P1	P127	H2	P141	P182	-
5/5/97				•		

Additional XC4006E Package Pins

PQ160

Not Connected Pins							
P136							
5/5/97							

PQ208

	No	t Connected P	ins	
P1	P3	P12	P13	P19
P20	P31	P32	P38	P39
P51	P52	P53	P54	P65
P66	P72	P73	P84	P85
P91	P92	P102	P104	P105
P107	P117	P118	P124	P125
P136	P137	P143	P144	P155
P156	P157	P158	P169	P170
P176	P177	P188	P189	P195
P196	P206	P207	P208	-

6/5/97



Pin Locations for XC4008E Devices

XC4008E Pad Name	PC84	PQ160	PG191	PQ208	Bndry Scan
VCC	P2	P142	J4	P183	-
I/O (A8)	P3	P143	J3	P184	56
I/O (A 9)	P4	P144	J2	P185	59
1/0	-	P145	J1	P186	62
1/0	-	P146	H1	P187	65
1/0	-	-	H2	P188	68
1/0	-	-	H3	P189	71
I/O (A10)	P5	P147	G1	P190	74
I/O (A11)	P6	P148	G2	P191 P192	77
1/0	-	P149	F1		80
	-	P150 P151	E1	P193 P194	83
GND I/O	-	P151	G3 C1	P194 P197	
1/0	<u> </u>	P152	E2	P197	86 89
I/O (A12)	- P7	P153	F3	P198	92
I/O (A12)	P8	P155	D2	P200	95
I/O (A13)	-	P156	B1	P200	98
1/0	-	P157	E3	P202	101
I/O (A14)	P9	P158	C2	P203	104
I/O, SGCK1 (A15)	P10	P159	B2	P204	107
VCC	P11	P160	D3	P205	-
GND	P12	P1	D3	P2	-
I/O, PGCK1 (A16)	P13	P2	C3	P4	110
I/O (A17)	P14	P3	C4	P5	113
I/O	-	P4	B3	P6	116
1/0	-	P5	C5	P7	119
I/O, TDI	P15	P6	A2	P8	122
I/O, TCK	P16	P7	B4	P9	125
1/O	-	P8	C6	P10	128
1/0	_	P9	A3	P11	131
GND	-	P10	C7	P14	-
1/0	-	P11	A4	P15	134
1/0	-	P12	A5	P16	137
I/O, TMS	P17	P13	B7	P17	140
I/O	P18	P14	A6	P18	143
1/0	-	-	C8	P19	146
1/0	-	-	A7	P20	149
1/0	_	P15	B8	P21	152
1/0	-	P16	A8	P22	155
1/0	P19	P17	B9	P23	158
1/0	P20	P18	C9	P24	161
GND	P21	P19	D9	P25	-
VCC	P22	P20	D10	P26	-
1/0	P23	P21	C10	P27	164
1/0	P24	P22	B10	P28	167
1/0	-	P23	A 9	P29	170
1/0	-	P24	A10	P30	173
1/0	-	-	A11	P31	176
1/0	-	-	C11	P32	179
1/0	P25	P25	B11	P33	182
1/0	P26	P26	A12	P34	185
I/O	-	P27	B12	P35	188
1/0	-	P28	A13	P36	191
GND	-	P29	C12	P37	-
1/0	-	P30	A15	P40	194
I/O	-	P31	C13	P41	197
I/O	P27	P32	B14	P42	200
I/O	-	P33	A 16	P43	203
I/O	-	P34	B15	P44	206
I/O	-	P35	C14	P45	209
I/O	P28	P36	A17	P46	212
I/O, SGCK2	P29	P37	B16	P47	215
O (M1)	P30	P38	C15	P48	218
GND	P31	P39	D15	P49	-
I (M0)	P32	P40	A18	P50	221
VCC	P33	P41	D16	P55	-
I (M2)	P34	P42	C16	P56	222
I/O, PGCK2	P35	P43	B17	P57	223
· ·					

XC4008E Pad Name	PC84	PQ160	PG191	PQ208	Bndry Scan
I/O (HDC)	P36	P44	E16	P58	226
1/0	-	P45	C17	P59	229
1/0	_	P46	D17	P60	232
1/0	-	P47	B18	P61	235
I/O (LDC)	P37	P48	E17	P62	238
1/0	-	P49	F16	P63	241
1/0	-	P50	C18	P64	244
GND	-	P51	G16	P67	-
1/0	-	P52	E18	P68	247
1/0	-	P53	F18	P69	250
1/0	P38	P54	G17	P70	253
1/0	P39	P55	G18	P71	256
1/0	-	-	H16	P72	259
1/0	-	-	H17	P73	262
1/0	-	P56	H18	P74	265
I/O	-	P57	J18	P75	268
1/0	P40	P58	J17	P76	271
I/O (ĪNĪT)	P41	P59	J16	P77	274
VCC	P42	P60	J15	P78	-
GND	P43	P61	K15	P79	-
1/0	P44	P62	K16	P80	277
1/0	P45	P63	K17	P81	280
1/0	-	P64	K18	P82	283
1/0	-	P65	L18	P83	286
1/0	-	-	L17	P84	289
1/0	-	-	L16	P85	292
1/0	P46	P66	M18	P86	295
1/0	P47	P67	M17	P87	298
1/0	-	P68	N18	P88	301
1/0	-	P69	P18	P89	304
GND	-	P70	M16	P90	-
1/0	-	P71	T18	P93	307
1/0	-	P72	P17	P94	310
1/0	P48	P73	N16	P95	313
1/0	P49	P74	T17	P96	316
1/0	-	P75	R17	P97	319
1/0	-	P76	P16	P98	322
1/0	P50	P77	U18	P99	325
I/O, SGCK3	P51	P78	T16	P100	328
GND DONE	P52 P53	P79 P80	R16 U17	P101 P103	-
VCC	P54	P81	R15	P103	-
PROGRAM	P55	P82	V18	P108	-
I/O (D7)	P56	P83	T15	P109	331
I/O, PGCK3	P57	P84	U16	P110	334
1/0	-	P85	T14	P111	337
1/0	_	P86	U15	P112	340
I/O (D6)	P58	P87	V17	P113	343
1/0	-	P88	V16	P114	346
1/0	-	P89	T13	P115	349
1/0	-	P90	U14	P116	352
GND	-	P91	T12	P119	-
1/0	-	P92	U13	P120	355
1/0	-	P93	V13	P121	358
I/O (D5)	P59	P94	U12	P122	361
I/O (CSO)	P60	P95	V12	P123	364
1/0	-	-	T11	P124	367
1/0	-	-	U11	P125	370
1/0	-	P96	V11	P126	373
1/0	-	P97	V10	P127	376
I/O (D4)	P61	P98	U10	P128	379
1/0	P62	P99	T10	P129	382
VCC	P63	P100	R10	P130	-
GND	P64	P101	R9	P131	-
I/O (D3)	P65	P102	T9	P132	385
I/O (RS)	P66	P103	U9	P133	388
1/0	-	P104	V 9	P134	391
1/0	-	P105	V 8	P135	394
1/0	-	-	U8	P136	397



XC4008E Pad Name	PC84	PQ160	PG191	PQ208	Bndry Scan
I/O	-	-	T8	P137	400
I/O (D2)	P67	P106	V7	P138	403
I/O	P68	P107	U7	P139	406
1/0	-	P108	V6	P140	409
1/0	-	P109	U6	P141	412
GND	-	P110	T7	P142	-
I/O	-	P111	U5	P145	415
1/0	-	P112	T6	P146	418
I/O (D1)	P69	P113	V3	P147	421
I/O (RCLK, RDY/BUSY)	P70	P114	V2	P148	424
1/0	-	P115	U4	P149	427
1/0	-	P116	T5	P150	430
I/O (D0, DIN)	P71	P117	U3	P151	433
I/O, SGCK4 (DOUT)	P72	P118	T4	P152	436
CCLK	P73	P119	V1	P153	-
VCC	P74	P120	R4	P154	-
O, TDO	P75	P121	U2	P159	0
GND	P76	P122	R3	P160	-
I/O (A0, WS)	P77	P123	T3	P161	2
I/O, PGCK4 (A1)	P78	P124	U1	P162	5
1/0	-	P125	P3	P163	8
I/O	-	P126	R2	P164	11
I/O (CS1, A2)	P79	P127	T2	P165	14
I/O (A3)	P80	P128	N3	P166	17
1/0	-	P129	P2	P167	20
1/0	-	P130	T1	P168	23
GND	-	P131	МЗ	P171	-
1/0	-	P132	P1	P172	26
1/0	-	P133	N1	P173	29
I/O (A4)	P81	P134	M2	P174	32
I/O (A5)	P82	P135	M1	P175	35

XC4008E Pad Name	PC84	PQ160	PG191	PQ208	Bndry Scan
1/0	-	-	L3	P176	38
1/0	-	P136	L2	P177	41
1/0	-	P137	L1	P178	44
1/0	-	P138	K1	P179	47
I/O (A6)	P83	P139	K2	P180	50
I/O (A7)	P84	P140	K3	P181	53
GND	P1	P141	K4	P182	-

5/5/97

Additional XC4008E Package Pins

PG191

	Not Connected Pins									
A14	B5	B6	B13	D1	D18					
F2	F17	N2	N17	R1	R18					
V4	V 5	V14	V15	-	-					

6/3/97

PQ208

	Not Connected Pins										
P1	P3	P12	P13	P38	P39						
P51	P52	P53	P54	P65	P66						
P91	P92	P102	P104	P105	P107						
P117	P118	P143	P144	P155	P156						
P157	P158	P169	P170	P195	P196						
P206	P207	P208	-	-	-						

6/3/97

Pin Locations for XC4010E/XL Devices

XC4010E/XL Pad Name	PC 84	PQ 100 	TQ 144††	PQ 160	TQ 176 	PG 191†	PQ/H Q 208	BG 225†	BG 256††	Bndry Scan
VCC	P2	P92	P128	P142	P155	VCC*	P183	VCC*	VCC*	-
I/O (A8)	P3	P93	P129	P143	P156	JЗ	P184	E8	C10	62
I/O (A9)	P4	P94	P130	P144	P157	J2	P185	B7	D10	65
I/O (19)	-	P95	P131	P145	P158	J1	P186	A7	A 9	68
I/O (18)	-	P96	P132	P146	P159	H1	P187	C7	B9	71
1/0	-	-	-	-	P160	H2	P188	D7	C9	74
1/0	-	-	-	-	P161	НЗ	P189	E7	D9	77
I/O (A10)	P5	P97	P133	P147	P162	G1	P190	A 6	A8	80
I/O (A11)	P6	P98	P134	P148	P163	G2	P191	B6	B8	83
VCC	-	-	-	-	-	VCC*	-	VCC*	VCC*	-
1/0	-	-	P135	P149	P164	F1	P192	A 5	B6	86
1/0	-	-	P136	P150	P165	E1	P193	B5	A 5	89
GND	-	-	P137	P151	P166	GND*	P194	GND*	GND*	-
1/0	-	-	-	-	-	F2	P195	D6	C6	92
1/0	-	-	-	-	P167	D1	P196	C5	B5	95
1/0	-	-	-	P152	P168	C1	P197	A4	A4	98
1/0	-	-	-	P153	P169	E2	P198	E6	C5	101
I/O (A12)	P7	P99	P138	P154	P170	F3	P199	B4	B4	104
I/O (A13)	P8	P100	P139	P155	P171	D2	P200	D5	A 3	107
1/0	1	1	P140	P156	P172	B1	P201	B3	B3	110
1/0	-	-	P141	P157	P173	E3	P202	F6	B2	113
I/O (A14)	P9	P1	P142	P158	P174	C2	P203	A2	A2	116
I/O, SGCK1 †, GCK8 †† (A15)	P10	P2	P143	P159	P175	B2	P204	C3	СЗ	119
VCC	P11	P3	P144	P160	P176	VCC*	P205	VCC*	VCC*	-
GND	P12	P4	P1	P1	P1	GND*	P2	GND*	GND*	-
I/O, PGCK1†, GCK1†† (A16)	P13	P5	P2	P2	P2	C3	P4	D4	B1	122
I/O (A17)	P14	P6	P3	P3	P3	C4	P5	B1	C2	125

XC4010E/XL Pad Name	PC 84	PQ 100#	FQ 144#	PQ 160	TQ 176 	PG 191†	PQ/H Q 208	BG 225†	BG 256††	Bndry Scan
1/0	-	-	P4	P4	P4	B3	P6	C2	D2	128
0/	-	-	P5	P5	P5	C5	P7	E5	D3	131
I/O, TDI	P15	P7	P6	P6	P6	A2	P8	D3	E4	134
I/O, TCK	P16	P8	P7	P7	P7	B4	P9	C1	C1	137
1/0		-	-	P8	P8	C6	P10	D2	D1	140
1/0	-	-	-	P9	P9	A 3	P11	G6	E3	143
1/0	-	-	-	-	-	B5	P12	E4	E2	146
1/0	-	-	-	-	-	B6	P13	D1	E1	149
GND	-	-	P8	P10	P10	GND*	P14	GND*	GND*	-
1/0	-	-	P9	P11	P11	A4	P15	F5	G3	152
0/	-	-	P10	P12	P12	A 5	P16	E1	G2	155
I/O, TMS	P17	P9	P11	P13	P13	B7	P17	F4	G1	158
1/0	P18	P10	P12	P14	P14	A 6	P18	F3	НЗ	161
VCC	-	-	-	-	-	VCC*	-	VCC*	VCC*	-
1/0	1	-	-	-	P15	C8	P19	G4	J2	164
1/0	-	-	-	-	P16	A7	P20	G3	J1	167
1/0		-	P13	P15	P17	B8	P21	G2	K2	170
1/0	1	P11	P14	P16	P18	A8	P22	G1	K3	173
1/0	P19	P12	P15	P17	P19	B9	P23	G5	K1	176
1/0	P20	P13	P16	P18	P20	C9	P24	H3	L1	179
GND	P21	P14	P17	P19	P21	GND*	P25	GND*	GND*	-
VCC	P22	P15	P18	P20	P22	VCC*	P26	VCC*	VCC*	-
1/0	P23	P16	P19	P21	P23	C10	P27	H4	L2	182
1/0	P24	P17	P20	P22	P24	B10	P28	H5	L3	185
1/0	-	P18	P21	P23	P25	A 9	P29	J2	L4	188
1/0	-	-	P22	P24	P26	A10	P30	J1	M1	191
1/0	-	-	-	-	P27	A11	P31	J3	M2	194
1/0	-	-	-	-	P28	C11	P32	J4	M 3	197
VCC	-	-	-	-	-	VCC*	-	VCC*	VCC*	-
1/0	P25	P19	P23	P25	P29	B11	P33	K2	P1	200
1/0	P26	P20	P24	P26	P30	A12	P34	K3	P2	203



XC4010E/XL Pad Name	PC 84	PQ 100 	TQ 144††	PQ 160	TQ 176††	PG 191†	PQ/H Q 208	BG 225†	BG 256††	Bndry Scan
1/0	-	-	P25	P27	P31	B12	P35	J6	R1	206
1/0	-	-	P26	P28	P32	A13	P36	L1	P3	209
GND	-	-	P27	P29	P33	GND*	P37	GND*	GND*	-
1/0	-	-	-	-	-	B13	P38	L3	T2	212
1/0	-	-	-	-	-	A14	P39	M1	U1	215
1/0	-	-	-	P30	P34	A15	P40	K5	T3	218
1/0	-	-	-	P31	P35	C13	P41	M2	U2	221
1/0	P27	P21	P28	P32	P36	B14	P42	L4	V1	224
1/0	-	P22	P29	P33	P37	A16	P43	N1	T4	227
1/0	-	-	P30	P34	P38	B15	P44	M3	U3	230
1/0	-	-	P31	P35	P39	C14	P45	N2	V2	233
1/0	P28	P23	P32	P36	P40	A17	P46	K6	W1	236
I/O, SGCK2 †, GCK2 ††	P29	P24	P33	P37	P41	B16	P47	P1	V 3	239
O (M1)	P30	P25	P34	P38	P42	C15	P48	N3	W 2	242
GND	P31	P26	P35	P39	P43	GND*	P49	GND*	GND*	-
I (M0)	P32	P27	P36	P40	P44	A18	P50	P2	Y1	245
VCC	P33	P28	P37	P41	P45	VCC*	P55	VCC*	VCC*	-
I (M2)	P34	P29	P38	P42	P46	C16	P56	M4	W 3	246
I/O, PGCK2 †, GCK3 ††	P35	P30	P39	P43	P47	B17	P57	R2	Y2	247
I/O (HDC)	P36	P31	P40	P44	P48	E16	P58	P3	W4	250
1/0	-	-	P41	P45	P49	C17	P59	L5	V4	253
I/O	-	-	P42	P46	P50	D17	P60	N4	U5	256
1/0	-	P32	P43	P47	P51	B18	P61	R3	Y3	259
I/O (LDC)	P37	P33	P44	P48	P52	E17	P62	P4	Y4	262
1/0	-	-	-	P49	P53	F16	P63	K7	V5	265
1/0	-	-	-	P50	P54	C18	P64	M5	W5	268
1/0	-	_	_	-	-	D18	P65	R4	Y5	271
1/0	-	_	_	-	-	F17	P66	N5	V6	274
GND	-	-	P45	P51	P55	GND*	P67	GND*	GND*	
I/O	-	-	P46	P52	P56	E18	P68	R5	W7	277
1/0	-	-	P47	P53	P57	F18	P69	M6	Y7	280
1/0	P38	P34	P48	P54	P58	G17	P70	N6	V8	283
I/O	P39	P35	P49	P55	P59	G18	P71	P6	W8	286
VCC		-		-	-	VCC*		VCC*	VCC*	-
1/0	-	-	-	-	P60	H16	P72	R6	Y8	289
1/0	-	-	-	-	P61	H17	P73	M7	U9	292
1/0	-	P36	P50	P56	P62	H18	P74	R7	V10	295
1/0	-	P37	P51	P57	P63	J18	P75	L7	Y10	298
I/O	P40	P38	P52	P58	P64	J17	P76	N8	Y11	301
I/O (INIT)	P41	P39	P53	P59	P65	J16	P77	P8	W11	304
VCC	P42	P40	P54	P60	P66	VCC*	P78	VCC*	VCC*	-
GND	P43	P41	P55	P61	P67	GND*	P79	GND*	GND*	_
1/0	P44	P42	P56	P62	P68	K16	P80	L8	V11	307
1/0	P45	P43	P57	P63	P69	K17	P81	P9	U11	310
1/0	-	P44	P58	P64	P70	K18	P82	R9	Y12	313
1/0	-	P45	P59	P65	P71	L18	P83	N9	W12	316
1/0	-	145	-	-	P72	L17	P84	M9	V12	319
1/0	<u> </u>			_	P73	L16	P85	L9	U12	322
VCC	-	-	-	-	-	VCC*	-	VCC*	VCC*	-
1/0	P46	P46	P60	P66	P74	M18	P86	N10	Y15	325
1/0	P47	P47	P61	P67	P75	M17	P87	K9	V14	328
1/0	-	-	P62	P68	P76	N18	P88	R11	W15	331
1/0	-	-	P63	P69	P77	P18	P89	P11	Y16	334
GND	-	-	P63	P70	P78	GND*	P89	GND*	GND*	- 334
I/O	-	-	F 04		-	N17	P90 P91	R12	Y17	337
1/0				-	-	R18	P91	L10	V16	340
1/0	-	-	-	- P71	- P79	T18	P92	P12	W17	343
1/0	-	-	-	P71	P80	P17	P93	M11	Y18	343
1/0	- P48	- P48	- P65	P72		N16	P94 P95	R13	U16	349
	P48 P49	P48 P49			P81			N12	_	
I/O I/O			P66 P67	P74 P75	P82 P83	T17	P96 P97		V17 W18	352 355
	-	-						P13		
1/0	DEA	DEA	P68	P76	P84	P16	P98	K10	Y19	358
1/0	P50	P50	P69	P77	P85	U18	P99	R14	V18	361
I/O, SGCK3 †, GCK4 ††	P51	P51	P70	P78	P86	T16	P100	N13	W 19	364
GND	P52	P52	P71	P79	P87	GND*	P101	GND*	GND*	-
DONE	P53	P53	P72	P80	P88	U17	P103	P14	Y20	-
VCC	P54	P54	P73	P81	P89	VCC*	P103	VCC*	VCC*	-
PROGRAM	P54	P54 P55	P73	P82	P89	V18	P108	M12	V19	-
FRUGHAM	P55	P55	P74	P82	P90 P91	V18		P15		367
I/O (DZ)			r /5	F 63	. F91	1 115	P109	L L 12	U19	30/
I/O (D7) I/O, PGCK3 †,	P57	P57	P76	P84	P92	U16	P110	N14	U18	370

XC4010E/XL Pad Name	PC 84	PQ 100 	TQ 144††	PQ 160	TQ 176††	PG 191†	PQ/H Q 208	BG 225†	BG 256††	Bndry Scan
1/0	-	-	P77	P85	P93	T14	P111	L11	T17	373
1/0	-	- P58	P78	P86 P87	P94 P95	U15	P112	M13	V20	376
I/O (D6) I/O	P58	P58 P59	P79 P80	P87	P95	V17 V16	P113 P114	J10 L12	T19 T20	379 382
1/0	-	-	-	P89	P97	T13	P115	M15	R18	385
1/0	-	-	-	P90	P98	U14	P116	L13	R19	388
1/0	-	-	-	-	-	V15	P117	L14	R20	391
1/0	-	-	-	-	-	V14	P118	K11	P18	394
GND I/O	-	-	P81 P82	P91 P92	P99 P100	GND*	P119 P120	GND* K13	GND* N19	397
1/0	-	-	P83	P93	P101	V13	P121	K14	N20	400
VCC	-	-	-	-	-	VCC*	-	VCC*	VCC*	-
I/O (D5)	P59	P60	P84	P94	P102	U12	P122	K15	M17	403
I/O (CS0)	P60	P61	P85	P95	P103	V12	P123	J12	M18	406
1/0	-	-	-	-	P104	T11	P124	J13	M20	409
I/O I/O	-	- P62	- P86	- P96	P105 P106	U11 V11	P125 P126	J14 J15	L19 L18	412 415
1/0	-	P63	P87	P97	P107	V10	P127	J11	L20	418
I/O (D4)	P61	P64	P88	P98	P108	U10	P128	H13	K20	421
1/0	P62	P65	P89	P99	P109	T10	P129	H14	K19	424
VCC	P63	P66	P90	P100	P110	VCC*	P130	VCC*	VCC*	-
GND	P64	P67	P91	P101	P111	GND*	P131	GND*	GND*	-
I/O (D3)	P65	P68	P92 P93	P102	P112	T9	P132	H12	K18	427
I/O (RS) I/O	P66 -	P69 P70	P93	P103 P104	P113 P114	U9 V 9	P133 P134	H11 G14	K17 J20	430 433
1/0	-	-	P95	P105	P115	V8	P135	G15	J19	436
1/0	-	-	-	-	P116	U8	P136	G13	J18	439
1/0	-	-	-	-	P117	T8	P137	G12	J17	442
I/O (D2)	P67	P71	P96	P106	P118	V7	P138	G11	H19	445
1/0	P68	P72	P97	P107	P119	U7	P139	F15	H18	448
VCC I/O	-	-	- P98	- P108	- P120	VCC*	- P140	VCC* F14	VCC* G19	451
1/0			P99	P109	P121	U6	P141	F13	F20	454
GND	-	-	P100	P110	P122	GND*	P142	GND*	GND*	-
1/0	-	-	-	-	-	V5	P143	E13	D20	457
1/0	-			-		V4	P144	D15	E18	460
1/0	-	-	-	P111	P123	U5	P145	F11	D19	463
I/O (D1)	- P69	- P73	- P101	P112 P113	P124 P125	T6 V 3	P146 P147	D14 E12	C20 E17	466 469
I/O (BCLK,	P70	P74	P101	P114	P126	V3	P148	C15	D18	472
RDY/BUSY)										.,_
I/O	-	-	P103	P115	P127	U4	P149	D13	C19	475
I/O	-	-	P104	P116	P128	T5	P150	C14	B20	478
I/O (D0, DIN)	P71	P75	P105	P117	P129	U3 T4	P151	F10	C18	481
I/O, SGCK4 †, GCK6 †† (DOUT)	P72	P76	P106	P118	P130	14	P152	B15	B19	484
CCLK	P73	P77	P107	P119	P131	V1	P153	C13	A20	-
VCC	P74	P78	P108	P120	P132	VCC*	P154	VCC*	VCC*	-
O, TDO	P75	P79	P109	P121	P133	U2	P159	A15	A19	0
GND I/O (A0, WS)	P76 P77	P80 P81	P110	P122 P123		GND*	P160 P161	GND*	GND* B18	2
I/O, PGCK4 †, GCK7 †† (A1)	P78	P82	P112	P124	P136	U1	P162	B13	B17	5
1/0	-	-	P113	P125	P137	P3	P163	E11	C17	8
1/0	-		P114	P126	P138	R2	P164	C12	D16	11
I/O (CS1, A2)	P79	P83	P115	P127	P139	T2	P165	A13	A18	14
I/O (A3)	P80 -	P84	P116	P128	P140	N3	P166	B12	A17	17
I/O I/O	-	-	P117	P129 P130	P141 P142	P2 T1	P167 P168	A12 C11	A16 C15	20 23
1/0	-	-	-	-	-	R1	P169	B11	B15	26
1/0	-	-	-	-	-	N2	P170	E10	A15	29
GND	-	-	P118	P131	P143	GND*	P171	GND*	GND*	-
1/0	-	-	P119	P132	P144	P1	P172	A11	B14	32
1/0	-	-	P120	P133	P145	N1	P173	D10	A14	35
VCC I/O (A4)	- P81	- P85	- P121	- P134	- P146	VCC*	- P174	VCC*	VCC*	38
I/O (A4)	P81	P85	P121	P134	P146	M1	P174	D9	B12	41
1/0	-	-	-	-	P148	L3	P176	C9	A12	44
1/0	-	-	-	P136	P149	L2	P177	В9	B11	47
I/O (A21)††	-	P87	P123	P137	P150	L1	P178	A 9	C11	50
I/O (A20)††	-	P88	P124	P138	P151	K1	P179	E9	A11	53
I/O (A6)	P83 P84	P89 P90	P125 P126	P139 P140	P152 P153	K2	P180	C8 B8	A10	56 59
I/O (A7)	r'04	L. A()	F 120	F 14U	F 133	K 3	P181	DQ	B10	ઝ



XC4010E/XL Pad Name	PC 84	PQ 100 	TQ 144††	PQ 160	TQ 176††	PG 191†	PQ/H Q 208	BG 225†	BG 256††	Bndry Scan
GND	P1	P91	P127	P141	P154	GND*	P182	GND*	GND*	-

6/19/97

* Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the package. They have no direct connection to any specific package pin.

† = E only †† = XL only

Additional XC4010E/XL Package Pins

PQ/HQ208

		Not (Connected	Pins	Not Connected Pins										
P1 P3 P51 P52 P53 P54 P102															
P104	P105	P107	P155	P156	P157	P158									
P206	P207	P208	-	-	-	-									

5/27/97

PG191

			VCC Pins						
D3	D10	D16	J4	J15	R4	R10			
R15	-	-	-	-	-	-			
	GND Pins								
C7	C12	D4	D9	D15	G3	G16			
K4	K15	М3	M16	R3	R9	R16			
T7	T12	-	-	-	-	-			

5/27/97

			VCC Pins			
B2	B14	D8	H1	H15	R1	R8
R15	-	ı	i	1	1	-
			GND Pins			
A1	A 8	D12	F8	G7	G8	G9
H2	H6	H7	H8	19 1	H10	J7
J8	J9	K8	M8	-	-	-
		Not (Connected	Pins		
A 3	B10	C4	C6	C10	D11	E2
E3	E14	E15	F1	F2	F7	F9
F12	G10	J5	K1	K4	K12	L2
L6	L15	M10	M14	N7	N11	N15
P5	P7	P10	R10	-	-	-

6/16/97

BG256

			VCC Pins			
C14	D6	D7	D11	D14	D15	E20
F1	F4	F17	G4	G17	K4	L17
P4	P17	P19	R2	R4	R17	U6
U7	U10	U14	U15	V7	W 20	-
			GND Pins	•		
A1	B7	D4	D8	D13	D17	G20
H4	H17	N3	N4	N17	U4	U8
U13	U17	W14	-	-	-	-
		Not (Connected	Pins		
A 6	A 7	A13	B13	B16	C4	C7
C8	C13	C16	D5	D12	E19	F2
F3	F18	F19	G18	H1	H2	H20
J3	J4	M4	M19	N1	N2	N18
P20	R3	T1	T18	U20	V 9	V13
V15	W 6	W 9	W 10	W13	W 16	Y6
Y9	Y13	Y14	-	-	-	-
5/27/97	•	•		•	•	1

5/27/97

Pin Locations for XC4013E/XL Devices

XC4013E /XL Pad Name	HT 144††	PQ 160	HT 176††	PQ/HQ 208	PG 223†	BG 225†	PQ/H Q 240	BG 256††	Bndry Scan
VCC	P128	P142	P155	P183	VCC*	VCC*	P212	VCC*	-
I/O (A8)	P129	P143	P156	P184	J3	E8	P213	C10	74
I/O (A9)	P130	P144	P157	P185	J2	B7	P214	D10	77
I/O (A19) ††	P131	P145	P158	P186	J1	A7	P215	A 9	80
I/O (A18) ††	P132	P146	P159	P187	H1	C7	P216	B9	83
1/0	-	-	P160	P188	H2	D7	P217	C9	86
1/0	-	-	P161	P189	H3	E7	P218	D9	89
I/O (A10)	P133	P147	P162	P190	G1	A6	P220	A8	92
I/O (A11)	P134	P148	P163	P191	G2	B6	P221	B8	95
VCC	-		-	-	VCC*	VCC*	P222	VCC*	-
I/O	-	1	-	-	H4	C6	P223	A 6	98
1/0		1		-	G4	F7	P224	C7	101
1/0	P135	P149	P164	P192	F1	A 5	P225	B6	104
I/O	P136	P150	P165	P193	E1	B5	P226	A 5	107
GND	P137	P151	P166	P194	GND*	GND*	P227	GND*	-
1/0	-	1	-	P195	F2	D6	P228	C6	110
1/0	-	1	P167	P196	D1	C5	P229	B5	113
1/0	-	P152	P168	P197	C1	A4	P230	A4	116
I/O	-	P153	P169	P198	E2	E6	P231	C5	119
I/O (A12)	P138	P154	P170	P199	F3	B4	P232	B4	122
I/O (A13)	P139	P155	P171	P200	D2	D5	P233	A 3	125
I/O	-	1	-	-	F4	A 3	P234	D5	128
1/0	-	-	-	-	E4	C4	P235	C4	131
1/0	P140	P156	P172	P201	B1	B3	P236	В3	134
1/0	P141	P157	P173	P202	E3	F6	P237	B2	137

XC4013E /XL Pad Name	HT 144††	PQ 160	HT 176††	PQ/HQ 208	PG 223†	BG 225†	PQ/H Q 240	BG 256††	Bndry Scan
I/O (A14)	P142	P158	P174	P203	C2	A 2	P238	A2	140
I/O, SGCK1 †, GCK8 †† (A15)	P143	P159	P175	P204	B2	СЗ	P239	C3	143
VCC	P144	P160	P176	P205	VCC*	VCC*	P240	VCC*	-
GND	P1	P1	P1	P2	GND*	GND*	P1	GND*	-
I/O, PGCK1 †, GCK1 †† (A16)	P2	P2	P2	P4	C3	D4	P2	B1	146
I/O (A17)	P3	P3	P3	P5	C4	B1	P3	C2	149
1/0	P4	P4	P4	P6	B3	C2	P4	D2	152
1/0	P5	P5	P5	P7	C5	E5	P5	D3	155
I/O, TDI	P6	P6	P6	P8	A2	D3	P6	E4	158
1/O, TCK	P7	P7	P7	P9	B4	C1	P7	C1	161
1/0	-	P8	P8	P10	C6	D2	P8	D1	164
1/0	-	P9	P9	P11	A 3	G6	P9	E3	167
1/0	-	-	-	P12	B5	E4	P10	E2	170
1/0	-	-	-	P13	B6	D1	P11	E1	173
1/0	-	-	-	-	D5	E3	P12	F3	176
1/0	-	-	-	-	D6	E2	P13	F2	179
GND	P8	P10	P10	P14	GND*	GND*	P14	GND*	-
1/0	P9	P11	P11	P15	A4	F5	P15	G3	182
1/0	P10	P12	P12	P16	A 5	E1	P16	G2	185
I/O, TMS	P11	P13	P13	P17	B7	F4	P17	G1	188
1/0	P12	P14	P14	P18	A 6	F3	P18	H3	191
VCC	-	-	-	-	VCC*	VCC*	P19	VCC*	-



Pad Name I/O I/O		- - - - - - - - - - - - - - - - - - -	P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27	P19 P20 P21 P22 P23 P24 P25 P26 P27 P28 P29 P30	D7 D8 C8 A7 B8 A8 B9 C9 GND* VCC* C10 B10	F2 F1 G4 G3 G2 G1 G5 H3 GND* VCC*	P20 P21 P23 P24 P25 P26 P27 P28 P29 P30 P31	H2 H1 J2 J1 K2 K3 K1 L1 GND* VCC*	194 197 200 203 206 209 212 215 - - 218
I/O	P13 P14 P15 P16 P17 P18 P19 P20 P21 P22	- P15 P16 P17 P18 P19 P20 P21 P22 P23 P24	P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27	P19 P20 P21 P22 P23 P24 P25 P26 P27 P28	D8 C8 A7 B8 A8 B9 C9 GND* VCC* C10 B10	F1 G4 G3 G2 G1 G5 H3 GND* VCC*	P21 P23 P24 P25 P26 P27 P28 P29 P30	H1 J2 J1 K2 K3 K1 L1 GND* VCC*	197 200 203 206 209 212 215 -
I/O	P13 P14 P15 P16 P17 P18 P19 P20 P21 P22	- P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 	P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27	P20 P21 P22 P23 P24 P25 P26 P27 P28 P29	C8 A7 B8 A8 B9 C9 GND* VCC* C10 B10	G4 G3 G2 G1 G5 H3 GND* VCC*	P23 P24 P25 P26 P27 P28 P29 P30	J2 J1 K2 K3 K1 L1 GND* VCC*	200 203 206 209 212 215 -
I/O	P13 P14 P15 P16 P17 P18 P19 P20 P21 P22	- P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 	P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27	P20 P21 P22 P23 P24 P25 P26 P27 P28 P29	A7 B8 A8 B9 C9 GND* VCC* C10 B10	G3 G2 G1 G5 H3 GND* VCC*	P24 P25 P26 P27 P28 P29 P30	J1 K2 K3 K1 L1 GND* VCC*	203 206 209 212 215 -
I/O	P14 P15 P16 P17 P18 P19 P20 P21 P22	P16 P17 P18 P19 P20 P21 P22 P23 P24	P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27	P21 P22 P23 P24 P25 P26 P27 P28 P29	B8 A8 B9 C9 GND* VCC* C10 B10	G2 G1 G5 H3 GND* VCC*	P25 P26 P27 P28 P29 P30	K2 K3 K1 L1 GND* VCC*	206 209 212 215 -
/O	P14 P15 P16 P17 P18 P19 P20 P21 P22	P16 P17 P18 P19 P20 P21 P22 P23 P24	P18 P19 P20 P21 P22 P23 P24 P25 P26 P27	P22 P23 P24 P25 P26 P27 P28 P29	A8 B9 C9 GND* VCC* C10 B10	G1 G5 H3 GND* VCC*	P26 P27 P28 P29 P30	K3 K1 L1 GND* VCC*	209 212 215 -
/O	P15 P16 P17 P18 P19 P20 P21 P22	P17 P18 P19 P20 P21 P22 P23 P24	P19 P20 P21 P22 P23 P24 P25 P26 P27	P23 P24 P25 P26 P27 P28 P29	B9 C9 GND* VCC* C10 B10	G5 H3 GND* VCC* H4	P27 P28 P29 P30	K1 L1 GND* VCC*	212 215 - -
I/O	P16 P17 P18 P19 P20 P21 P22 -	P18 P19 P20 P21 P22 P23 P24	P20 P21 P22 P23 P24 P25 P26 P27	P24 P25 P26 P27 P28 P29	C9 GND* VCC* C10 B10	H3 GND* VCC* H4	P28 P29 P30	L1 GND* VCC*	215 - -
GND VCC 1/O	P17 P18 P19 P20 P21 P22	P19 P20 P21 P22 P23 P24	P21 P22 P23 P24 P25 P26 P27	P25 P26 P27 P28 P29	GND* VCC* C10 B10	GND* VCC* H4	P29 P30	GND* VCC*	-
VCC I/O I/O	P18 P19 P20 P21 P22 -	P20 P21 P22 P23 P24	P22 P23 P24 P25 P26 P27	P26 P27 P28 P29	VCC* C10 B10	VCC* H4	P30	VCC*	-
I/O	P19 P20 P21 P22 -	P21 P22 P23 P24 -	P23 P24 P25 P26 P27	P27 P28 P29	C10 B10	H4			
/O	P20 P21 P22 - -	P22 P23 P24 -	P24 P25 P26 P27	P28 P29	B10		P31	L2	218
/O	P21 P22 - -	P23 P24 -	P25 P26 P27	P29		1.15			
/O	P22 - - -	P24 - -	P26 P27			H5	P32	L3	221
I/O I/O I/O I/O I/O I/O I/O I/O VCC I/O I/O	- - -	-	P27	P30	A9	J2	P33	L4	224
I/O I/O I/O I/O I/O I/O I/O I/O VCC I/O I/O	- - -		P27		A10	J1	P34	M1	227
I/O I/O I/O VCC I/O	-			P31	A11	J3	P35	M2	230
I/O I/O VCC I/O	-		P28	P32	C11	J4	P36	M3	233
I/O VCC I/O I/O			-		D11	J5	P38	N1	236
VCC I/O I/O	-	-		-	D12	K1	P39	N2	239
I/O I/O	-	-	-	-					239
1/0	D00	-	-	-	VCC*	VCC*	P40	VCC*	
	P23	P25	P29	P33	B11	K2	P41	P1	242
I/O I	P24	P26	P30	P34	A12	K3	P42	P2	245
	P25	P27	P31	P35	B12	J6	P43	R1	248
1/0	P26	P28	P32	P36	A13	L1	P44	P3	251
GND	P27	P29	P33	P37	GND*	GND*	P45	GND*	-
1/0			-		D13	L2	P46	T1	254
1/0	-	-	-	-	D14	K4	P47	R3	257
1/0	-	-	-	P38	B13	L3	P48	T2	260
1/0	-	-	-	P39	A14	M1	P49	U1	263
1/0	-	P30	P34	P40	A15	K5	P50	ТЗ	266
1/0	-	P31	P35	P41	C13	M2	P51	U2	269
1/0	P28	P32	P36	P42	B14	L4	P52	V1	272
1/0	P29	P33	P37	P43	A16	N1	P53	T4	275
1/0	P30	P34	P38	P44	B15	M3	P54	U3	278
1/0	P31	P35	P39	P45	C14	N2	P55	V2	281
1/0	P32	P36	P40	P46	A17	K6	P56	W1	284
1/0,	P33	P37	P41	P47	_	P1	P57	V3	
SGCK2 †, GCK2 ††					B16				287
O (M1)	P34	P38	P42	P48	C15	N3	P58	W2	290
GND	P35	P39	P43	P49	GND*	GND*	P59	GND*	-
I (M0)	P36	P40	P44	P50	A18	P2	P60	Y1	293
VCC	P37	P41	P45	P55	VCC*	VCC*	P61	VCC*	-
I (M2)	P38	P42	P46	P56	C16	M4	P62	W 3	294
I/O, PGCK2 †, GCK3 ††	P39	P43	P47	P57	B17	R2	P63	Y2	295
I/O (HDC)	P40	P44	P48	P58	E16	P3	P64	W4	298
1/0	P41	P45	P49	P59	C17	L5	P65	V4	301
1/0	P42	P46	P50	P60	D17	N4	P66	U5	304
1/0	P43	P47	P51	P61	B18	R3	P67	Y3	307
I/O (LDC)	P44	P48	P52	P62	E17	P4	P68	Y4	310
1/0	-	P49	P53	P63	F16	K7	P69	V5	313
1/0	-	P50	P54	P64	C18	M5	P70	W 5	316
1/0	-	-	-	P65	D18	R4	P71	Y5	319
1/0	_		_	P66	F17	N5	P72	V6	322
1/0	-	-	-	-	E15	P5	P73	W6	325
1/0	-		-		F15	L6	P74	Y6	328
GND	- P45	P51	P55	P67	GND*	GND*	P75	GND*	- 320
I/O	P46	P52	P56	P68	E18	R5	P76	W7	331
1/0	P46 P47	P53	P56 P57	P68		M6	P76		334
					F18			Y7	
1/0	P48	P54	P58	P70	G17	N6	P78	V8	337
1/0	P49	P55	P59	P71	G18	P6	P79	W8	340
VCC	-	-	-	-	VCC*	VCC*	P80	VCC*	-
1/0	-	-	P60	P72	H16	R6	P81	Y8	343
1/0	-	-	P61	P73	H17	M7	P82	U9	346
1/0	-	-	-	-	G15	N7	P84	Y9	349
1/0	-	-	-	-	H15	P7	P85	W 10	352
1/0	P50	P56	P62	P74	H18	R7	P86	V10	355
1/0	P51	P57	P63	P75	J18	L7	P87	Y10	358
1/0	P52	P58	P64	P76	J17	N8	P88	Y11	361
I/O (INIT)	P53	P59	P65	P77	J16	P8	P89	W11	364
vcc	P54	P60	P66	P78	VCC*	VCC*	P90	VCC*	-
GND	P55	P61	P67	P79	GND*	GND*	P91	GND*	-
1/0	P56	P62	P68	P80	K16	L8	P92	V11	367

NATE 144TH 160 176TH 208 223T 225T 20 256TH Sean NO P57 P63 P69 P61 N17 P9 P93 U11 373 NO P58 P64 P70 P82 K16 R9 P94 V12 373 NO P59 P65 P71 P83 L16 N9 P95 V12 376 NO P72 P84 L17 M9 P96 V12 376 NO P73 P85 L16 L9 P97 U13 382 NO P73 P85 L16 L9 P97 U13 382 NO - P73 P85 L16 L9 P97 U13 382 NO - - - L15 R10 P99 V13 385 NO - - - L15 R10 P99 V13 385 NO - - - - L15 R10 P99 V13 385 NO - - - - L15 R10 P99 V13 385 NO - - - - L15 R10 P99 V13 385 NO - - - - L15 R10 P99 V13 385 NO - - - - L15 R10 P99 V13 385 NO - - - - L15 R10 P99 V13 385 NO - - - - L15 R10 P99 V13 385 NO - - - - L15 R10 P99 V14 388 NO - - - - P75 P87 R17 R17 P100 V15 A03 NO - - - - P75 P87 R17 R17 P100 V15 A03 NO - - - - P75 P87 R17 R17 P100 V15 A03 NO - - - - P75 P87 R17 R17 P100 V15 A03 NO - - - P79 P93 T18 P10 P100 V15 A03 NO - - P72 P80 P94 P17 R11 P100 V15 A04 NO - P72 P80 P94 P17 M11 P100 V15 A04 NO -	XC4013E	нт	PQ	нт	PQ/HQ	PG	BG	PQ/H	BG	Bndry
IO	/XL							Q 240		
IO		P57	P63	PAG	PR1	K17	PQ		1111	370
IO										
		P59	P65	P71	P83		N9	P95	W12	376
I/O	1/0	-	-			L17	_			379
IO		-	-	P73	P85					
VCC				-	-					
NO			-	-	-					
I/O				- P74	- P86					
I/O										
GND	1/0		P68		P88				W15	397
	1/0	P63	P69	P77	P89	P18	P11	P105	Y16	400
		P64	P70	P78	P90		_			
		-	-	-	-					
		-	-	-	- D01					
I/O				-						-
I/O		-	P71	P79						
I/O		-								
I/O	1/0	P65	P73	P81	P95	N16	R13	P113	U16	421
I/O										
I/O										-
SGCK3 + GCK4 + P71										
GCK4 +		' '	' ' °	1 00	' '''	' '0	'*''3	1 116	1 ** 19	-50
DONE P72 P80 P88 P103 U17 P14 P120 Y20 - VCC P73 P81 P89 P106 VCC* VCC* P121 VCC* - PRO P74 P82 P90 P108 V18 M12 P122 V19 - GRAM V10 V10 V19 V19 - V19 V10 V10	GCK4 ††									
VCC P73 P81 P89 P106 VCC* VCC* P121 VCC* - PRO-GRAM P74 P82 P90 P108 V18 M12 P122 V19 - GRAM I/O (D7) P75 P83 P91 P109 T15 P15 P123 U19 439 I/O (D7) P76 P84 P92 P110 U16 N14 P124 U18 442 I/O (D7) P76 P84 P92 P110 U16 N14 P124 U18 442 I/O (D6) P77 P85 P93 P111 T14 L11 P124 U18 442 I/O (D6) P78 P86 P94 P112 U15 M13 P126 V20 448 I/O (D6) P79 P87 P95 P113 U17 J10 P127 U20 451 I/O (D6) P89 P86 P914 V16 L12							_			-
PRO-GRAM										
GRAM I/O (D7)										-
		P74	P02	P90	P 106	VIO	IVITZ	P 122	VIS	-
PGCK3 + GCK5 +		P75	P83	P91	P109	T15	P15	P123	U19	439
GCK5 + +		P76	P84	P92	P110	U16	N14	P124	U18	442
I/O										
I/O		D77	DOE	DOS	D111	T14	1 1 1	D125	T17	115
I/O										
I/O					-					
I/O	1/0	-	-	-	-	R13				454
I/O	I/O (D6)	P79	P87	P95	P113	V17	J10	P129	T19	457
I/O		P80								-
I/O										
I/O			P90	P98						
GND P81 P91 P99 P119 GND* GND* GND* P135 GND* - I/O - - - - R12 L15 P136 P20 475 I/O - - - - R11 K12 P137 N18 478 I/O P82 P92 P100 P120 U13 K13 P138 N19 481 I/O P83 P93 P101 P121 V13 K14 P139 N20 484 VCC - - - VCC** VCC** P140 VCC** - I/O (D5) P84 P94 P102 P122 U12 K15 P141 M17 487 I/O (CS0) P85 P95 P103 P123 V12 J12 P142 M18 490 I/O - - P104 P124 T11 J13 P144 M20 493 <		-	-	-						-
I/O		P81	P91	P99						-
I/O		-	-	-						475
I/O		-	-	-	-	R11				478
VCC - - - - VCC* VCC* P140 VCC* - I/O (D5) P84 P94 P102 P122 U12 K15 P141 M17 487 I/O (CSO) P85 P95 P103 P123 V12 J12 P142 M18 490 I/O - - P104 P124 T11 J13 P144 M20 493 I/O - - P105 P125 U11 J14 P145 L19 496 I/O P86 P96 P106 P126 V11 J14 P145 L19 496 I/O P86 P96 P106 P126 V11 J14 P145 L19 496 I/O P87 P97 P107 P127 V10 J11 P147 L20 502 I/O P88 P98 P108 P128 U10 H13 P148 K2										
I/O (D5)										
I/O (CSO)										
I/O - - P104 P124 T11 J13 P144 M20 493 I/O - - P105 P125 U11 J14 P145 L19 496 I/O P86 P96 P106 P126 V11 J15 P146 L18 499 I/O P87 P97 P107 P127 V10 J11 P147 L20 502 I/O P88 P98 P108 P128 U10 H13 P148 K20 505 I/O P89 P99 P109 P129 T10 H14 P149 K19 508 VCC P90 P100 P110 P130 VCC* VCC* P150 VCC* GND P91 P101 P111 P131 GND* GND* P151 GND* - I/O (NS) P92 P102 P112 P132 T9 H12 P152 K18 S11 I/O P94 P104 P114 P134 V9 G14 P154 J20 S17 I/O P95 P105 P115 P135 V8 G15 P155 J19 S20 I/O P95 P105 P115 P135 V8 G15 P155 J19 S20 I/O P95 P105 P115 P135 V8 G15 P155 J19 S20 I/O P105 P105 P115 P135 V8 G15 P155 J19 S20 I/O P105 P105 P115 P135 V8 G15 P155 J19 S20 I/O P105 P105 P115 P135 V8 G15 P155 J19 S20 I/O P105 P105 P115 P135 V8 G15 P155 J19 S20 I/O P105 P105 P115 P135 V8 G15 P155 J19 S20 I/O P105 P105 P115 P135 V8 G15 P155 J19 S20 I/O P105 P105 P115 P135 V8 G15 P155 J19 S20 I/O P105 P105										
I/O	• •		_							
I/O		-						P145		496
I/O (D4)	1/0	P86	P96	P106	P126	V11	J15	P146	L18	499
I/O										
VCC P90 P100 P110 P130 VCC* VCC* P150 VCC* - GND P91 P101 P111 P131 GND* GND* P151 GND* - I/O (D3) P92 P102 P112 P132 T9 H12 P152 K18 511 I/O (RS) P93 P103 P113 P133 U9 H11 P153 K17 514 I/O P94 P104 P114 P134 V9 G14 P154 J20 517 I/O P95 P105 P115 P135 V8 G15 P155 J19 520	. ,		_							
GND P91 P101 P111 P131 GND* GND* GND* P151 GND* GND* - I/O (D3) P92 P102 P112 P132 T9 H12 P152 K18 511 I/O (RS) P93 P103 P113 P133 U9 H11 P153 K17 514 I/O P94 P104 P114 P134 V9 G14 P154 J20 517 I/O P95 P105 P115 P135 V8 G15 P155 J19 520										-
I/O (D3) P92 P102 P112 P132 T9 H12 P152 K18 511 I/O (RS) P93 P103 P113 P133 U9 H11 P153 K17 514 I/O P94 P104 P114 P134 V9 G14 P154 J20 517 I/O P95 P105 P115 P135 V8 G15 P155 J19 520										
I/O (RS) P93 P103 P113 P133 U9 H11 P153 K17 514 I/O P94 P104 P114 P134 V9 G14 P154 J20 517 I/O P95 P105 P115 P135 V8 G15 P155 J19 520										
I/O P94 P104 P114 P134 V9 G14 P154 J20 517 I/O P95 P105 P115 P135 V8 G15 P155 J19 520										
	,									-
I/O		P95	P105							-
			-							-
/O			-							
I/O (D2) P96 P106 P118 P138 V7 G11 P159 H19 529 I/O P97 P107 P119 P139 U7 F15 P160 H18 532	_ ` _									
I/O P97 P107 P119 P139 U7 F15 P160 H18 532 VCC - - - - VCC* VCC* P161 VCC* -					 					_
I/O P98 P108 P120 P140 V6 F14 P162 G19 535										
I/O P99 P109 P121 P141 U6 F13 P163 F20 538										
I/O R8 G10 P164 G18 541			_							



V04042E							DO/U	1	
XC4013E /XL	HT	PQ	HT	PQ/HQ	PG	BG	PQ/H Q	BG	Bndry
Pad Name	144††	160	176††	208	223†	225†	240	256††	Scan
I/O	-	-	-	-	R7	E15	P165	F19	544
GND	P100	P110	P122	P142	GND*	GND*	P166	GND*	-
1/0	-	-	-	-	R6	E14	P167	F18	547
1/0	-	-	-	-	R5	F12	P168	E19	550
1/0	-	-	-	P143	V5	E13	P169	D20	553
1/0	-	-	-	P144	V4	D15	P170	E18	556
1/0	-	P111	P123	P145	U5	F11	P171	D19	559
1/0	-	P112	P124	P146	Т6	D14	P172	C20	562
I/O (D1)	P101	P113	P125	P147	V3	E12	P173	E17	565
I/O (RCLK, RDY/BUS	P102	P114	P126	P148	V2	C15	P174	D18	568
₹)									
1/0	P103	P115	P127	P149	U4	D13	P175	C19	571
1/0	P104	P116	P128	P150	T5	C14	P176	B20	574
I/O (D0, DIN)	P105	P117	P129	P151	U3	F10	P177	C18	577
I/O, SGCK4 †, GCK6 ††	P106	P118	P130	P152	T4	B15	P178	B19	580
(DOUT)									
CCLK	P107	P119	P131	P153	V1	C13	P179	A20	-
VCC	P108	P120	P132	P154	VCC*	VCC*	P180	VCC*	-
O, TDO	P109	P121	P133	P159	U2	A15	P181	A19	0
GND	P110	P122	P134	P160	GND*	GND*	P182	GND*	-
I/O (A0, WS)	P111	P123	P135	P161	ТЗ	A14	P183	B18	2
I/O, PGCK4 †, GCK7 †† (A1)	P112	P124	P136	P162	U1	B13	P184	B17	5
1/0	P113	P125	P137	P163	P3	E11	P185	C17	8
1/0	P114	P126	P138	P164	R2	C12	P186	D16	11
I/O (CS1, A2)	P115	P127	P139	P165	T2	A13	P187	A18	14
I/O (A3)	P116	P128	P140	P166	N3	B12	P188	A17	17
1/0	-	-	-	-	P4	F9	P189	C16	20
1/0	-	-	1	-	N4	D11	P190	B16	23
1/0	P117	P129	P141	P167	P2	A12	P191	A16	26
1/0	-	P130	P142	P168	T1	C11	P192	C15	29
1/0	-	-	-	P169	R1	B11	P193	B15	32
1/0	-	-	-	P170	N2	E10	P194	A15	35
GND	P118	P131	P143	P171	GND*	GND*	P196	GND*	-
1/0	P119	P132	P144	P172	P1	A11	P197	B14	38
1/0	P120	P133	P145	P173	N1	D10	P198	A14	41
1/0	-	-	-	-	M4	C10	P199	C13	44
1/0	-	-	-	-	L4	B10	P200	B13	47
VCC	- D101	- P134	- P146	- P174	VCC*	VCC*	P201	VCC*	- 50
I/O (A4)	P121				M2	A10	P202	C12	
I/O (A5) I/O	P122	P135	P147 P148	P175 P176	M1 L3	D9 C9	P203 P205	B12 A12	53 56
1/0	-	- P136	P148	P176	L2	B9	P205 P206	B11	59
I/O	P123	P136	P149 P150	P177 P178	L2 L1	A9	P206 P207	C11	62
(A21) †† I/O	P124	P138	P151	P179	K1	E9	P208	A11	65
(A20) ††	D4.55	D400	D455	D400	140	-	D000		
I/O (A6)	P125	P139	P152	P180	K2	C8	P209	A10	68
I/O (A7)	P126	P140	P153	P181	K3	B8	P210	B10	71
GND 6/0/07	P127	P141	P154	P182	GND*	GND*	P211	GND*	-

^{6/9/97}

Additional XC4013E/XL Package Pins

PQ/HQ208

	Not Connected Pins								
P1	P3	P51	P52	P53	P54				
P102	P104	P105	P107	P155	P156				
P157	P158	P206	P207	P208	-				
5/5/97									

PG223

VCC Pins								
D3	D10	D16	J4	J15	R4			
R10	R15	-	-	-	-			
GND Pins								
C7	C12	D4	D9	D15	G3			
G16	K4	K15	МЗ	M16	R3			
R9	R16	T7	T12	-	-			
5/5/97								

BG225

VCC Pins								
B2	B14	D8	H1	H15				
R1	R8	R15	-	-				
GND Pins								
A1	A 8	D12	F8	G7				
G8	G9	H2	H6	H7				
H8	H9	H10	J7	J8				
J9	K8	M8	i	1				

5/5/9

The BG225 package pins in this table are bonded to an internal Ground plane on the XC4013E die. They must all be externally connected to Ground.

PQ/HQ240

GND Pins									
P22‡	P37‡	P83‡	P98‡	P143‡	P158‡				
P204‡	P219‡	-	-	-	-				
	Not Connected Pins								
P195	-	-	-	-	-				
0/0/07									

‡ Pins marked with this symbol are used for Ground connections on some revisions of the device. These pins may not physically connect to anything on the current device revision. However, they should be externally connected to Ground, if possible.

BG256

BG230									
VCC Pins									
C14	D6	D7	D11	D14	D15				
E20	F1	F4	F17	G4	G17				
K4	L17	P4	P17	P19	R2				
R4	R17	U6	U7	U10	U14				
U15	V 7	W 20	-	-	-				
GND Pins									
A1	B7	D4	D8	D13	D17				
G20	H4	H17	N3	N4	N17				
U4	U8	U13	U17	W14	-				
		Not Conne	ected Pins						
A 7	A13	C8	D12	H20	J3				
J4	M4	M19	V 9	W 9	W 13				
Y13	-	-	-	-	-				

6/4/97

^{*} Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the package. They have no direct connection to any specific package pin.

^{† =} E only, †† = XL only



Pin Locations for XC4020E/XL Devices

XC4020E/XL	НТ	PQ	нт	HQ208†	PG	HQ240†	ВG	Bndry
Pad Name	144 11	160	176 	PQ208 	223+	PQ240†	256++	Scan
VCC	P128	P142	P155	P183	VCC*	P212	VCC*	-
I/O (A8)	P129	P143	P156	P184	J3	P213	C10	86
I/O (A9)	P130	P144	P157	P185	J2	P214	D10	89
I/O (A19) ††	P131	P145	P158	P186	J1	P215	A9	92
I/O (A18) ††	P132	P146	P159	P187	H1	P216	B9	95
1/0	-	-	P160	P188	H2	P217	C9	98
I/O (A10)	- P133	- P147	P161 P162	P189 P190	H3 G1	P218 P220	D9 A8	101 104
I/O (A10)	P133	P147	P162	P190 P191	G2	P220 P221	B8	104
1/O (ATT)	-	-	- 103	-	-	-	C8	110
1/0	-	-	-	-	-	-	A7	113
VCC	-	-	-	-	VCC*	P222	VCC*	-
1/0	-	-	-	-	H4	P223	A 6	116
1/0	-	-	-	-	G4	P224	C7	119
1/0	P135	P149	P164	P192	F1	P225	В6	122
1/0	P136	P150	P165	P193	E1	P226	A 5	125
GND	P137	P151	P166	P194	GND*	P227	GND*	-
VO VO	-	-	- P167	P195 P196	F2 D1	P228 P229	C6 B5	128 131
1/0	-	P152	P167	P196	C1	P230	A4	134
VO		P153	P169	P198	E2	P231	C5	137
I/O (A12)	P138	P154	P170	P199	F3	P232	B4	140
I/O (A13)	P139	P155	P171	P200	D2	P233	A3	143
1/0	-	-	-	-	F4	P234	D5	152
1/0	-	-	-	-	E4	P235	C4	155
1/0	P140	P156	P172	P201	B1	P236	В3	158
1/0	P141	P157	P173	P202	E3	P237	B2	161
I/O (A14)	P142	P158	P174	P203	C2	P238	A2	164
I/O, SGCK1 †,	P143	P159	P175	P204	B2	P239	C3	167
GCK8 †† (A15) VCC	P144	P160	P176	P205	VCC*	P240	VCC*	
GND	P1	P1	P1	P2	GND*	P1	GND*	
I/O, PGCK1 †,	P2	P2	P2	P4	C3	P2	B1	170
GCK1 †† (A16)	'-							
I/O (A17)	P3	P3	P3	P5	C4	P3	C2	173
1/0	P4	P4	P4	P6	B3	P4	D2	176
1/0	P5	P5	P5	P7	C5	P5	D3	179
I/O, TDI	P6	P6	P6	P8	A2	P6	E4	182
I/O, TCK	P7 -	P7	P7	P9	B4	P7	C1	185
1/O	-	P8 P9	P8 P9	P10 P11	C6 A3	P8 P9	D1 E3	194 197
1/0	-	-	-	P12	B5	P10	E2	200
1/0	-	-	-	P13	B6	P11	E1	203
I/O	-	-	-	-	D5	P12	F3	206
1/0	-	-	-	-	D6	P13	F2	209
GND	P8	P10	P10	P14	GND*	P14	GND*	-
1/0	P9	P11	P11	P15	A4	P15	G3	212
1/0	P10	P12	P12	P16	A5	P16	G2	215
I/O, TMS	P11	P13	P13	P17	B7	P17	G1	218
VCC	P12	P14	P14	P18	A6 VCC*	P18 P19	H3	221
1/0	-	-	-		D7	P20	H2	224
1/0	-	-	-	-	D8	P21	H1	227
1/0	-	-	-	-	-	-	J4	230
1/0	-	-	-	-	-	-	J3	233
1/0	-	-	P15	P19	C8	P23	J2	236
1/0	-	-	P16	P20	A7	P24	J1	239
1/0	P13	P15	P17	P21	B8	P25	K2	242
1/0	P14	P16	P18	P22	A8	P26	K3	245
1/0	P15	P17	P19	P23	B9	P27	K1	248
I/O	P16	P18	P20	P24	CND*	P28	L1 CND*	251
GND VCC	P17 P18	P19 P20	P21 P22	P25 P26	GND*	P29 P30	GND*	-
1/0	P19	P21	P23	P27	C10	P31	L2	254
1/0	P20	P22	P24	P28	B10	P32	L3	257
1/0	P21	P23	P25	P29	A9	P33	L4	260
1/0	P22	P24	P26	P30	A10	P34	M1	263
I/O	-	-	P27	P31	A11	P35	M2	266
1/0	-	-	P28	P32	C11	P36	М3	269
1/0	-	-	-	-	-	-	M4	272
1/0	-	-	-	-	D11	P38	N1	278
1/0	-	-	-	-	D12	P39	N2	281
VCC		-	- D00		VCC*	P40	VCC*	204
1/0	P23	P25	P29	P33	B11	P41	P1	284

XC4020E/XL	НТ	PQ	НТ	HQ208†	PG	HQ240†	BG	Bndry
Pad Name	144††	160++	176++	PQ208 	223†	PQ240††	256††	Scan
1/0	P24 P25	P26 P27	P30 P31	P34 P35	A12 B12	P42 P43	P2	287 290
1/0	P25	P28	P31	P35	A13	P43 P44	R1 P3	293
GND	P27	P29	P33	P37	GND*	P45	GND*	
1/0	-	-	-	-	D13	P46	T1	296
1/0	-	-	-	-	D14	P47	R3	299
1/0	-	-	-	P38	B13	P48	T2	302
1/0	-	-	-	P39	A14	P49	U1	305
1/0	-	P30	P34	P40	A15	P50	T3	308
1/0	-	P31	P35	P41	C13	P51	U2	311
1/0	P28	P32	P36	P42	B14	P52	V1	320
1/0	P29	P33	P37	P43	A16	P53	T4	323
1/0	P30 P31	P34 P35	P38 P39	P44	B15	P54 P55	U3	326
1/0	P31	P35	P40	P45 P46	C14 A17	P56	V2 W1	329 332
I/O, SGCK2 †, GCK2 ††	P33	P37	P41	P47	B16	P57	V3	335
O (M1)	P34	P38	P42	P48	C15	P58	W2	338
GND	P35	P39	P43	P49	GND*	P59	GND*	-
I (M0)	P36	P40	P44	P50	A18	P60	Y1	341
vcc	P37	P41	P45	P55	VCC*	P61	VCC*	-
I (M2)	P38	P42	P46	P56	C16	P62	W3	342
I/O PGCK2 †, GCK3 ††	P39	P43	P47	P57	B17	P63	Y2	343
I/O (HDC)	P40	P44	P48	P58	E16	P64	W4	346
1/0	P41	P45	P49	P59	C17	P65	V4	349
1/0	P42	P46	P50	P60	D17	P66	U5	352
1/0	P43	P47	P51	P61	B18	P67	Y3	355
I/O (LDC)	P44	P48	P52	P62	E17	P68	Y4	358
1/0	-	P49	P53	P63	F16	P69	V5	367
1/0	-	P50 -	P54	P64 P65	C18 D18	P70 P71	W5 Y5	370 373
1/0	-		-	P66	F17	P72	V6	376
1/0	-	-	-	-	E15	P73	W6	379
1/0	-	-	-	-	F15	P74	Y6	382
GND	P45	P51	P55	P67	GND*	P75	GND*	-
1/0	P46	P52	P56	P68	E18	P76	W7	385
1/0	P47	P53	P57	P69	F18	P77	Y7	388
1/0	P48	P54	P58	P70	G17	P78	V8	391
1/0	P49	P55	P59	P71	G18	P79	W8	394
VCC	-	-	-	-	VCC*	P80	VCC*	-
1/0	-	-	P60	P72	H16	P81	Y8	397
I/O I/O	-	-	P61	P73 -	H17	P82	U9 V9	400 403
1/0	-	-	-	-	-		W9	403
1/0	-	-	-	-	G15	P84	Y9	409
1/0	-	-	-	-	H15	P85	W10	412
1/0	P50	P56	P62	P74	H18	P86	V10	415
1/0	P51	P57	P63	P75	J18	P87	Y10	418
1/0	P52	P58	P64	P76	J17	P88	Y11	421
I/O (ĪNIT)	P53	P59	P65	P77	J16	P89	W11	424
VCC	P54	P60	P66	P78	VCC*	P90	VCC*	-
GND	P55	P61	P67	P79	GND*	P91	GND*	- 407
1/0	P56 P57	P62 P63	P68 P69	P80 P81	K16 K17	P92 P93	V11	427 430
1/0	P57	P63	P70	P81	K17	P93 P94	Y12	430
1/0	P59	P65	P71	P83	L18	P95	W12	436
1/0	-	-	P72	P84	L17	P96	V12	439
1/0	-	-	P73	P85	L16	P97	U12	442
1/0	-	-		-	-	-	Y13	445
1/0	-	-	-	-	-	-	W13	448
1/0	-	-	-	-	L15	P99	V13	451
1/0	-	-	-	-	M15	P100	Y14	454
vcc	-	-	- 074	-	VCC*	P101	VCC*	- 457
1/0	P60	P66	P74	P86	M18	P102	Y15	457 460
1/0	P61	P67 P68	P75 P76	P87 P88	M17	P103 P104	V14 W15	460 463
1/0	P62 P63	P68	P76	P88 P89	N18 P18	P104 P105	VV15 Y16	463
GND	P63	P70	P78	P90	GND*	P105	GND*	-
1/0	-	-	- 70	-	N15	P107	V15	469
1/0	-		-	-	P15	P108	W16	472
1/0	-	-	-	P91	N17	P109	Y17	475
1/0	-	-	-	P92	R18	P110	V16	478
1/0	-	P71	P79	P93	T18	P111	W17	481
1/0	-	P72	P80	P94	P17	P112	Y18	484



XC4020E/XL	HT	PQ	HT	HQ208†	PG	HQ240†	BG	Bndry
Pad Name	144††	160	176++	PQ208 	223†	PQ240††	256††	Scan
1/0	P65	P73	P81	P95	N16	P113	U16	493
1/0	P66	P74	P82	P96	T17	P114	V17	496
1/0	P67	P75	P83	P97	R17	P115	W18	499
1/0	P68	P76	P84	P98	P16	P116	Y19	502
1/0	P69	P77	P85	P99	U18	P117	V18	505
I/O, SGCK3 †,	P70	P78	P86	P100	T16	P118	W19	508
GCK4 ††								
GND	P71	P79	P87	P101	GND*	P119	GND*	-
DONE	P72	P80	P88	P103	U17	P120	Y20	-
VCC	P73	P81	P89	P106	VCC*	P121	VCC*	-
PROGRAM	P74	P82	P90	P108	V18	P122	V19	-
I/O (D7)	P75	P83	P91	P109	T15	P123	U19	511
I/O, PGCK3 †,	P76	P84	P92	P110	U16	P124	U18	514
GCK5 ††								
1/0	P77	P85	P93	P111	T14	P125	T17	517
I/O	P78	P86	P94	P112	U15	P126	V20	520
1/0	-	-	-	-	R14	P127	U20	523
1/0	-	-	-	-	R13	P128	T18	526
I/O (D6)	P79	P87	P95	P113	V17	P129	T19	535
1/0	P80	P88	P96	P114	V16	P130	T20	538
1/0	-	P89	P97	P115	T13	P131	R18	541
1/0	-	P90	P98	P116	U14	P132	R19	544
I/O	-	-	-	P117	V15	P133	R20	547
I/O				P118	V14	P134	P18	550
GND	P81	P91	P99	P119	GND*	P135	GND*	
1/0	-	-	-	-	R12	P136	P20	553
1/0	-	-	-	-	R11	P137	N18	556
1/0	P82	P92	P100	P120	U13	P138	N19	559
VO	P83	P93	P101	P121	V13	P139	N20	562
VCC	-	-	-		VCC*	P140	VCC*	-
I/O (D5)	P84	P94	P102	P122	U12	P141	M17	565
I/O (CS0)	P85	P95	P102	P123	V12	P142	M18	568
1/O (CS0)	-	-		-	V 12		M19	574
	-	-					M20	
1/0	-	-	P104	P124	T11	P144		577
1/0	-	-	P105	P125	U11	P145	L19	580
1/0	P86	P96	P106	P126	V11	P146	L18	583
1/0	P87	P97	P107	P127	V10	P147	L20	586
I/O (D4)	P88	P98	P108	P128	U10	P148	K20	589
1/0	P89	P99	P109	P129	T10	P149	K19	592
VCC	P90	P100	P110	P130	VCC*	P150	VCC*	-
GND	P91	P101	P111	P131	GND*	P151	GND*	-
I/O (D3)	P92	P102	P112	P132	T9	P152	K18	595
I/O (RS)	P93	P103	P113	P133	U9	P153	K17	598
1/0	P94	P104	P114	P134	V9	P154	J20	601
1/0	P95	P105	P115	P135	V8	P155	J19	604
1/0	-	-	P116	P136	U8	P156	J18	607
1/0	-	-	P117	P137	T8	P157	J17	610
I/O	-	-		-	-	-	H20	613
I/O (D2)	P96	P106	P118	P138	V7	P159	H19	619
1/0	P97	P107	P119	P139	U7	P160	H18	622
VCC	-	-		-	VCC*	P161	VCC*	-
1/0	P98	P108	P120	P140	V6	P162	G19	625
1/0	P99	P109	P121	P141	U6	P163	F20	628
VO	-	-	-		R8	P164	G18	631
1/0	١.	_			R7	P165	F19	634
GND	P100	P110	P122	P142	GND*	P166	GND*	-
VO					R6	P167	F18	637
1/0		-	-	-	R5	P168	E19	640
1/0	-	-	-	P143	V5	P169	D20	643
VO	-	-	-	P143 P144	V5 V4	P169 P170	E18	646
VO	-	- P111	- P123	P144 P145	V4 U5	P170 P171	D19	649
	\vdash							
I/O (D1)	P464	P112	P124	P146	T6	P172	C20	652
I/O (D1)	P101	P113	P125	P147	V3	P173	E17	655
I/O (RCLK,	P102	P114	P126	P148	V2	P174	D18	658
RDY/BUSY)	Dica	D4.15	D4.07	D4 10		D475	010	007
1/0	P103	P115	P127	P149	U4	P175	C19	667
1/0	P104	P116	P128	P150	T5	P176	B20	670
I/O (D0, DIN)	P105	P117	P129	P151	U3	P177	C18	673
I/O, SGCK4 †,	P106	P118	P130	P152	T4	P178	B19	676
GCK6 †† (DOUT)	.							
CCLK	P107	P119	P131	P153	V1	P179	A20	-
VCC	P108	P120	P132	P154	VCC*	P180	VCC*	-
O, TDO	P109	P121	P133	P159	U2	P181	A19	0
GND	P110	P122	P134	P160	GND*	P182	GND*	-
I/O (A0, WS)	P111	P123	P135	P161	T3	P183	B18	2
I/O, PGCK4 †,	P112	P124	P136	P162	U1	P184	B17	5
GCK7 †† (A1)	<u></u>						<u></u>	
1/0	P113	P125	P137	P163	P3	P185	C17	8
I/O	P114	P126	P138	P164	R2	P186	D16	11
I/O (CS1, A2)	P115	P127	P139	P165	T2	P187	A18	14

XC4020E/XL Pad Name	HT 144††	PQ 160 	HT 176††	HQ208† PQ208††	PG 223†	HQ240† PQ240††	BG 256††	Bndry Scan
1/0	-		-		P4	P189	C16	26
I/O	-	-	-	-	N4	P190	B16	29
1/0	P117	P129	P141	P167	P2	P191	A16	32
1/0	-	P130	P142	P168	T1	P192	C15	35
I/O	-	-	-	P169	R1	P193	B15	38
1/0	-	-	·	P170	N2	P194	A15	41
GND	P118	P131	P143	P171	GND*	P196	GND*	-
1/0	P119	P132	P144	P172	P1	P197	B14	44
1/0	P120	P133	P145	P173	N1	P198	A14	47
I/O	-	-	-	-	M4	P199	C13	50
I/O	-	-	1	-	L4	P200	B13	53
VCC	-	-	1	-	VCC*	P201	VCC*	-
I/O	-	-	1	-	-	•	A13	56
1/0	-	-	1	-	-	ı	D12	59
I/O (A4)	P121	P134	P146	P174	M2	P202	C12	62
I/O (A5)	P122	P135	P147	P175	M1	P203	B12	65
1/0	-	-	P148	P176	L3	P205	A12	68
I/O	-	P136	P149	P177	L2	P206	B11	71
I/O (A21) ††	P123	P137	P150	P178	L1	P207	C11	74
I/O (A20) ††	P124	P138	P151	P179	K1	P208	A11	77
I/O (A6)	P125	P139	P152	P180	K2	P209	A10	80
I/O (A7)	P126	P140	P153	P181	K3	P210	B10	83
GND	P127	P141	P154	P182	GND*	P211	GND*	-
6/24/97				•		•		

† = E only †† = XL only

Additional XC4020E/XL Package Pins

PQ/HQ208

Not Connected Pins								
P1	P3	P51	P52	P53	P54			
P102	P104	P105	P107	P155	P156			
P157	P158	P206	P207	P208	-			
5/5/97								

PG223

VCC Pins									
D3	D10	D16	J4	J15	R4				
R10	R15	-	-	-	-				
GND Pins									
C7	C12	D4	D9	D15	G3				
G16	K4	K15	М3	M16	R3				
R9	R16	T7	T12	-	-				

5/5/97

PQ/HQ240

GND Pins									
P22‡	P37‡	P83‡	P98‡	P143‡	P158‡				
P204‡	P219‡	-	-	-	-				
Not Connected Pins									
P195	-	-	-	-	-				
6/0/07									

‡ Pins marked with this symbol are used for Ground connections on some revisions of the device. These pins may not physically connect to anything on the current device revision. However, they should be externally connected to Ground, if possible.

BG256

	VCC Pins									
C14	D6	D7	D11	D14	D15					
E20	F1	F4	F17	G4	G17					
K4	L17	P4	P17	P19	R2					
R4	R17	U6	U7	U10	U14					
U15	V7	W 20	-	-	-					
		GND	Pins							
A1	B7	D4	D8	D13	D17					
G20	H4	H17	N3	N4	N17					
U4	U8	U13	U17	W14	-					

6/17/97



Pin Locations for XC4025E, XC4028EX/XL Devices

XC4025E, XC4028 EX/XL Pad Name	HQ 160††	HQ 208‡	PG 223†	HQ 240	BG 256††	PG 299	HQ 304	BG 352‡	Bndry Scan
VCC	P142	P183	VCC*	P212	VCC*	VCC*	P38	VCC*	_
I/O (A8)	P143	P184	J3	P213	C10	K2	P37	D14	98
I/O (A9)	P144	P185	J2	P214	D10	K3	P36	C14	101
I/O (A19) ±	P145	P186	J1	P215	A9	K5	P35	A15	104
I/O (A18) ‡	P146	P187	H1	P216	B9	K4	P34	B15	107
1/0	-	P188	H2	P217	C9	J1	P33	C15	110
1/0	_	P189	H3	P218	D9	J2	P32	D15	113
I/O (A10)	P147	P190	G1	P220	A8	H1	P31	A16	116
I/O (A11)	P148	P191	G2	P221	B8	J3	P30	B16	119
GND	-	-	_	-	GND*	GND*	-	GND*	-
1/0	-	-	-	-	-	J4	P29	C16	122
1/0	-	-	-	-	-	J5	P28	B17	125
1/0	-	-	-	-	C8	H2	P27	C17	128
1/0	-	-	-	-	A 7	G1	P26	B18	131
VCC	-	-	VCC*	P222	VCC*	VCC*	P25	VCC*	-
1/0	-	-	H4	P223	A 6	НЗ	P23	C18	134
1/0	-	-	G4	P224	C7	G2	P22	D17	137
1/0	P149	P192	F1	P225	B6	H4	P21	A 20	140
1/0	P150	P193	E1	P226	A 5	F2	P20	B19	143
GND	P151	P194	GND*	P227	GND*	GND*	P19	GND*	-
1/0	-	-	-	-	-	H5	P18	C19	146
1/0	-	-	-	-	-	G3	P17	D18	149
1/0	-	P195	F2	P228	C6	D1	P16	A21	152
1/0	-	P196	D1	P229	B5	G4	P15	B20	155
1/0	P152	P197	C1	P230	A 4	E2	P14	C20	158
1/0	P153	P198	E2	P231	C5	F3	P13	B21	161
I/O (A12)	P154	P199	F3	P232	B4	G5	P12	B22	164
I/O (A13)	P155	P200	D2	P233	A 3	C1	P10	C21	167
GNĎ	-	-	-	-	GND*	GND*	-	GND*	-
VCC	-	-	-	-	VCC*	VCC*	-	VCC*	-
1/0	-	-	-	-	-	F4	P9	D20	170
1/0	-	-	-	-	-	E3	P8	A23	173
1/0	-	-	F4	P234	D5	D2	P7	D21	176
1/0	-	-	E4	P235	C4	C2	P6	C22	179
1/0	P156	P201	B1	P236	B3	F5	P5	B24	182
1/0	P157	P202	E3	P237	B2	E4	P4	C23	185
I/O (A14)	P158	P203	C2	P238	A 2	D3	P3	D22	188
I/O, SGCK1 †, GCK8 ‡ (A 15)	P159	P204	B2	P239	C3	СЗ	P2	C24	191
VCC	P160	P205	VCC*	P240	VCC*	VCC*	P1	VCC*	-
GND	P1	P2	GND*	P1	GND*	GND*	P304	GND*	-
I/O, PGCK1 †, GCK1 ‡ (A16)	P2	P4	C3	P2	B1	D4	P303	D23	194
I/O (A17)	P3	P5	C4	P3	C2	B2	P302	C25	197
1/0	P4	P6	B3	P4	D2	B3	P301	D24	200
1/0	P5	P7	C5	P5	D3	E6	P300	E23	203
I/O, TDI	P6	P8	A2	P6	E4	D5	P299	C26	206
I/O, TCK	P7	P9	B4	P7	C1	C4	P298	E24	209
1/0	-	-	-	-	-	A3	P297	F24	212
1/0	-	-	-	-	-	D6	P296	E25	215
VCC	-	-	-	-	VCC*	VCC*	-	VCC*	-
GND	-		-	-	GND*	GND*	-	GND*	-
1/0	P8	P10	C6	P8	D1	E7	P295	D26	218
1/0	P9	P11	A3	P9	E3	B4	P294	G24	221
1/0	-	P12	B5	P10	E2	C5	P293	F25	224
1/0	-	P13	B6	P11	E1	A4	P292	F26	227
1/0	-	-	D5	P12	F3	D7	P291	H23	230
1/0	-	-	D6	P13	F2	C6	P290	H24	233
1/0	-	-	-	-	-	E8	P289	G25	236

XC4025E,									
XC4028 EX/XL Pad Name	HQ 160††	HQ 208‡	PG 223†	HQ 240	BG 256††	PG 299	HQ 304	BG 352‡	Bndry Scan
1/0	-	-	-	-	-	B5	P288	G26	239
GND	P10	P14	GND*	P14	GND*	GND*	P287	GND*	-
1/0	P11	P15	A4	P15	G3	B6	P286	J23	242
I/O TMC	P12 P13	P16 P17	A5	P16 P17	G2 G1	D8 C7	P285 P284	J24 H25	245
I/O, TMS I/O	P13	P17	B7 A 6	P17	H3	B7	P284 P283	K23	248 251
vcc	-		VCC*	P19	VCC*	VCC*	P282	VCC*	231
1/0	-	-	D7	P20	H2	C8	P280	K24	254
1/0	-	-	D8	P21	H1	E9	P279	J25	257
1/0	-	-	-	-	-	A 7	P278	L24	260
1/0	-	-	-	-	-	D9	P277	K25	263
GND	-	-	-	P22	GND*	GND*	-	GND*	-
1/0	-	-	-	-	J4	B8	P276	L25	266
1/0	-	-	-	-	J3	A8	P275	L26	269
1/0	-	P19	C8	P23	J2	C9	P274	M23	272
1/0	- D16	P20	A7	P24	J1	B9	P273	M24	275
1/0	P15 P16	P21 P22	B8 A 8	P25 P26	K2 K3	E10 A 9	P272 P271	M25 M26	278 281
1/0	P16	P23	B9	P26	K1	D10	P271	N24	284
1/0	P18	P24	C9	P28	L1	C10	P269	N25	287
GND	P19	P25	GND*	P29	GND*	GND*	P268	GND*	-
VCC	P20	P26	VCC*	P30	VCC*	VCC*	P267	VCC*	-
1/0	P21	P27	C10	P31	L2	B10	P266	N26	290
1/0	P22	P28	B10	P32	L3	B11	P265	P25	293
1/0	P23	P29	A 9	P33	L4	C11	P264	P23	296
1/0	P24	P30	A 10	P34	M1	E11	P263	P24	299
1/0	-	P31	A11	P35	M2	D11	P262	R26	302
1/0	-	P32	C11	P36	МЗ	A12	P261	R25	305
1/0	-	-	-	-	M4	B12	P260	R24	308
1/0	-	-	-	-	GND*	A13	P259	R23	311
GND I/O	-	-	-	P37	GND"	GND*	- P258	GND* T26	314
1/0	-	-	-	-	-	D12	P257	T25	317
1/0	-	-	D11	P38	N1	E12	P256	T23	320
1/0	-	-	D12	P39	N2	B13	P255	V26	323
vcc	-		VCC*	P40	VCC*	VCC*	P253	VCC*	-
1/0	P25	P33	B11	P41	P1	A14	P252	U24	326
1/0	P26	P34	A 12	P42	P2	C13	P251	V 25	329
1/0	P27	P35	B12	P43	R1	B14	P250	V24	332
1/0	P28	P36	A13	P44	P3	D13	P249	U23	335
GND	P29	P37	GND*	P45	GND*	GND*	P248	GND*	-
1/0	-	-	-	-	-	B15	P247	Y26	338
1/0	-	-	- 010	- P46	- T1	E13	P246 P245	W25 W24	341 344
1/0	-	-	D13	P46 P47	R3	A17	P245 P244	VV24 V23	344
1/0	-	P38	B13	P47	T2	D14	P244	AA26	350
1/0	-	P39	A14	P49	U1	B16	P242	Y25	353
1/0	P30	P40	A15	P50	T3	C15	P241	Y24	356
1/0	P31	P41	C13	P51	U2	E14	P240	AA 25	359
GND	-	-	-	-	GND*	GND*	-	GND*	-
VCC	-	-	-	-	VCC*	VCC*	-	VCC*	
1/0	,	-	-	-	-	A18	P239	AB25	362
1/0	-	-	-	-	-	D15	P238	AA24	365
1/0	P32	P42	B14	P52	V1	C16	P237	Y23	368
1/0	P33	P43	A16	P53	T4	B17	P236	AC26	371
1/0	P34	P44	B15	P54	U3	B18	P235	AA23	374
I/O I/O	P35 P36	P45	C14	P55 P56	V2	E15	P234 P233	AB24	377
1/0,	P36	P46 P47	A17 B16	P56 P57	W1 V3	C17	P233	AD25 AC24	380 383
SGCK2 †, GCK2 ‡	131		וטוט	137	¥3	017	1 232	7024	503
O (M1)	P38	P48	C15	P58	W 2	A 20	P231	AB23	386
GND	P39	P49	GND*	P59	GND*	GND*	P230	GND*	-



XC4025E, XC4028 EX/XL Pad Name	HQ 160††	HQ 208‡	PG 223†	HQ 240	BG 256††	PG 299	HQ 304	BG 352‡	Bndry Scan
(M0)	P40	P50	A18	P60	Y1	C18	P229	AD24	389
VCC	P41	P55	VCC*	P61	VCC*	VCC*	P228	VCC*	- 303
I (M2)	P42	P56	C16	P62	W3	D17	P227	AC23	390
I/O.	P43	P57	B17	P63	Y2	B19	P226	AE24	391
PGCK2 †,									
GCK3 ‡									
I/O (HDC)	P44	P58	E16	P64	W4	C19	P225	AD23	394
1/0	P45	P59	C17	P65	V4	F16	P224	AC22	397
1/0	P46	P60	D17	P66	U5	E17	P223	AF24	400
I/O	P47	P61	B18	P67	Y3	D18	P222	AD22	403
1/O (<u>LDC</u>)	P48	P62	E17	P68	Y4	C20	P221	AE23	406
I/O I/O	-	-	-	-	-	F17	P220	AE22	409
VCC	-	-	-	-	VCC*	G16 VCC*	P219	AF23 VCC*	412
GND	-	-	-	-	GND*	GND*		GND*	-
I/O	- P49	P63	F16	P69	V5	D19	P218	AD20	415
1/0	P50	P64	C18	P70	W5	E18	P217	AE21	418
1/0	-	P65	D18	P71	Y5	D20	P216	AF21	421
1/0	-	P66	F17	P72	V6	G17	P215	AC19	424
1/0	-	-	E15	P73	W6	F18	P214	A D19	427
I/O	-	-	F15	P74	Y6	H16	P213	AE20	430
1/0	-	-	-	-	-	E19	P212	AF20	433
1/0	-	-	-	-	-	F19	P211	AC18	436
GND	P51	P67	GND*	P75	GND*	GND*	P210	GND*	-
I/O	P52	P68	E18	P76	W 7	H17	P209	AD18	439
1/0	P53	P69	F18	P77	Y 7	G18	P208	AE19	442
1/0	P54	P70	G17	P78	V8	G19	P207	AC17	445
1/0	P55	P71	G18	P79	W 8	H18	P206	A D17	448
VCC	-	-	VCC*	P80	VCC*	VCC*	P204	VCC*	-
1/0	-	P72	H16	P81	Y8	J16	P203	AE18	451
1/0	-	P73	H17	P82	U9	G20	P202	AF18	454
1/0	-	-	-	-	-	J17	P201	AE17	457
I/O	-	-	-	-	- OND*	H19	P200	AE16	460
GND I/O	-	-	-	P83	GND*	GND* H20	- P199	GND* AF16	- 463
1/0	-	-	-	-	W 9	J18	P199	AC15	466
1/0	-	-	G15	P84	Y9	J19	P197	AD15	469
1/0			H15	P85	W10	K16	P196	AE15	472
1/0	P56	P74	H18	P86	V10	J20	P195	AF15	475
1/0	P57	P75	J18	P87	Y10	K17	P194	AD14	478
1/0	P58	P76	J17	P88	Y11	K18	P193	AE14	481
I/O (ĪNĪT)	P59	P77	J16	P89	W11	K19	P192	AF14	484
VCC	P60	P78	VCC*	P90	VCC*	VCC*	P191	VCC*	-
GND	P61	P79	GND*	P91	GND*	GND*	P190	GND*	-
1/0	P62	P80	K16	P92	V11	L19	P189	AE13	487
1/0	P63	P81	K17	P93	U11	L18	P188	AC13	490
1/0	P64	P82	K18	P94	Y12	L16	P187	AD13	493
1/0	P65	P83	L18	P95	W12	L17	P186	AF12	496
1/0	-	P84	L17	P96	V12	M20	P185	AE12	499
1/0	-	P85	L16	P97	U12	M19	P184	AD12	502
1/0	-	-	-	-	Y13	N20	P183	AC12	505
I/O GND	-	-	-	- P98	W13 GND*	M18 GND*	P182	AF11 GND*	508
I/O	-	-		-		M17	P181	AE11	511
1/0	-	-	-	-	-	M16	P180	AD11	514
1/0	-		L15	P99	V13	N19	P179	AF9	517
1/0	-	-	M15	P100	Y14	P20	P178	AD10	520
VCC	-	-	VCC*	P101	VCC*	VCC*	P177	VCC*	-
1/0	P66	P86	M18	P102	Y15	N18	P175	AE9	523
1/0	P67	P87	M17	P103	V14	P19	P174	AD9	526
1/0	P68	P88	N18	P104	W15	N17	P173	AC10	529
I/O	P69	P89	P18	P105	Y16	R19	P172	A F7	532
GND	P70	P90	GND*	P106	GND*	GND*	P171	GND*	-
1/0	-	-	-	-	-	N16	P170	AE8	535
I/O		-	-	-	-	P18	P169	AD8	538
1/0	-	-	N15	P107	V15	U20	P168	AC9	541
1/0			_						
1/O 1/O	-	- P91	P15 N17	P108 P109	W16 Y17	P17 T19	P167 P166	AF6 AE7	544 547

XC4025E,									
XC4028	HQ	HQ	PG	HQ	BG	PG	HQ	BG	Bndry
EX/XL Pad Name	160††	208‡	223†	240	256††	299	304	352‡	Scan
I/O	-	P92	R18	P110	V16	R18	P165	AD7	550
1/0	P71	P93	T18	P111	W17	P16	P164	AE6	553
1/0	P72	P94	P17	P112	Y18	V20	P163	AE5	556
GND	-	-	-	-	GND*	GND*	-	GND*	-
VCC	-	,	,	•	VCC*	VCC*	•	VCC*	-
1/0	-	-	-	-	-	R17	P162	AD6	559
1/0	-	-	-	-	-	T18	P161	AC7	562
1/0	P73	P95	N16	P113	U16	U19	P160	AF4	565
1/0	P74	P96 P97	T17	P114 P115	V17 W18	V19 R16	P159 P158	AF3 AD5	568 571
1/0	P75 P76	P97	P16	P116	Y19	T17	P158	AE3	574
1/0	P77	P99	U18	P117	V18	U18	P156	AD4	577
1/0,	P78	P100	T16	P118	W19	X20	P155	AC5	580
SGCK3 †,									
GCK4 ‡									
GND	P79	P101	GND*	P119	GND*	GND*	P154	GND*	-
DONE	P80	P103	U17	P120	Y20	V18	P153	AD3	-
VCC PRO-	P81 P82	P106	VCC*	P121	VCC*	VCC*	P152 P151	VCC*	-
GRAM	P82	P108	V IB	P122	V 19	U17	P 151	AC4	-
I/O (D7)	P83	P109	T15	P123	U19	W 19	P150	AD2	583
1/0,	P84	P110	U16	P124	U18	W18	P149	AC3	586
PGCK3 †,									
GCK5 ‡									
1/0	P85	P111	T14	P125	T17	T15	P148	AB4	589
1/0	P86	P112	U15	P126	V20	U16	P147	AD1	592
1/O 1/O	-	-	R14 R13	P127 P128	U20 T18	V17 X18	P146 P145	AA4 AA3	595 598
1/0	-	-	n 13	F 120	-	U15	P144	AB2	601
1/0	-	-	-		_	T14	P143	AC1	604
vcc	-	-	-	-	VCC*	VCC*	-	VCC*	-
GND	-	-	-	-	GND*	GND*	-	GND*	-
I/O (D6)	P87	P113	V17	P129	T19	W17	P142	Y3	607
1/0	P88	P114	V16	P130	T20	V16	P141	AA2	610
1/0	P89	P115	T13	P131	R18	X17	P140	AA1	613
1/0	P90	P116	U14	P132	R19	U14	P139	W4	616
1/0	-	P117	V15	P133	R20	V15	P138	W3	619
1/0	-	P118	V14 -	P134	P18 -	T13 W 16	P137 P136	Y2 Y1	622 625
1/0						W15	P135	V4	628
GND	P91	P119	GND*	P135	GND*	GND*	P134	GND*	-
1/0	-	-	R12	P136	P20	U13	P133	V3	631
1/0	-	-	R11	P137	N18	V14	P132	W2	634
1/0	P92	P120	U13	P138	N19	W14	P131	U4	637
1/0	P93	P121	V13	P139	N20	V13	P130	U3	640
VCC			VCC*	P140	VCC*	VCC*	P129		
I/O (D5)	P94	P122	U12	P141	M17	T12	P127	V2	643
I/O (CS0)	P95	P123	V12	P142	M18	X14	P126	V1	646
1/0	-	-	-	-	-	U12 W13	P125 P124	U2 T2	649
GND	-	-		- P143	GND*	GND*		GND*	652
I/O	-	-	-	- 1+3	- GIND	X13	P123	T1	655
1/0	-	-	-	-	M19	V12	P122	R4	658
1/0	-	P124	T11	P144	M20	W12	P121	R3	661
1/0	-	P125	U11	P145	L19	T11	P120	R2	664
1/0	P96	P126	V11	P146	L18	X12	P119	R1	667
1/0	P97	P127	V 10	P147	L20	U11	P118	P3	670
I/O (D4)	P98	P128	U10	P148	K20	V11	P117	P2	673
1/0	P99	P129	T10	P149	K19	W11	P116	P1	676
VCC	P100	P130	VCC*	P150	VCC*	VCC*	P115	VCC*	-
GND	P101	P131	GND*	P151	GND*	GND*	P114	GND*	- 670
I/O (D3) I/O (RS)	P102 P103	P132 P133	T9 U9	P152 P153	K18 K17	W10 V10	P113 P112	N2 N4	679 682
1/0 (HS)	P103	P133	V9	P153	J20	T10	P1112	N3	685
1/0	P105	P135	V8	P155	J19	U10	P110	M1	688
1/0		P136	U8	P156	J18	X9	P109	M2	691
1/0	-	P137	T8	P157	J17	W9	P108	M3	694
1/0	-	-	-	-	H20	X8	P107	M4	697



[1	1				1	1	
XC4025E, XC4028 EX/XL Pad Name	HQ 160††	HQ 208‡	PG 223†	HQ 240	BG 256††	PG 299	HQ 304	BG 352‡	Bndry Scan
1/0	-	-	-	-	-	V 9	P106	L1	700
GND	-	-	-	P158	GND*	GND*	-	GND*	-
1/0	-	-	-	-	-	U9	P105	L2	703
1/0	- P106	- P138	- V7	- P159	- H19	T9 W 8	P104 P103	L3 J1	706 709
I/O (D2)	P106	P138	V /	P160	H18	X7	P103	K3	709
vcc	-	-	VCC*	P161	VCC*	VCC*	P101	VCC*	
1/0	P108	P140	V6	P162	G19	V8	P99	J2	715
1/0	P109	P141	U6	P163	F20	W7	P98	J3	718
1/0	-	-	R8	P164	G18	U8	P97	K4	721
I/O	-	-	R7	P165	F19	W 6	P96	G1	724
GND	P110	P142	GND*	P166	GND*	GND*	P95	GND*	-
1/0	-		-	-	-	T8	P94	H2	727
1/0	-	-	-	-	-	V7	P93	H3	730
1/0	-	-	R6	P167	F18	X4	P92	J4	733
1/0	-	-	R5	P168	E19	U7	P91	F1	736
1/0	-	P143	V5	P169	D20	W5	P90	G2	739
1/0	- P111	P144 P145	V4	P170	E18	V6	P89	G3	742 745
1/0			U5	P171	D19	T7	P88	F2	
I/O GND	P112	P146 -	T6 -	P172	C20 GND*	X3 GND*	P87	E2 GND*	748
VCC	-	-	-	-	VCC*	VCC*	-	VCC*	-
I/O (D1)	P113	P147	V3	P173	E17	U6	- P86	F3	751
1/0 (RCLK,	P114	P148	V3	P174	D18	V5	P85	G4	754
RDY/BUS Y)	1 114	1 140	\ \Z		D10	V 5	1 03	u-	754
1/0	-	-	-	-	-	W4	P84	D2	757
1/0	-	-	-	-	-	W 3	P83	F4	760
1/0	P115	P149	U4	P175	C19	T6	P82	E3	763
1/0	P116	P150	T5	P176	B20	U5	P81	C2	766
I/O (D0, DIN)	P117	P151	U3	P177	C18	V4	P80	D3	769
I/O, SGCK4 †, GCK6 ‡ (DOUT)	P118	P152	T4	P178	B19	X1	P79	E4	772
CCLK	P119	P153	V1	P179	A 20	V3	P78	C3	-
VCC	P120	P154	VCC*	P180	VCC*	VCC*	P77	VCC*	-
O, TDO	P121	P159	U2	P181	A 19	U4	P76	D4	0
GND	P122	P160	GND*	P182	GND*	GND*	P75	GND*	-
I/O (A0, WS)	P123	P161	Т3	P183	B18	W2	P74	B3	2
I/O, PGCK4 †, GCK7 ‡ (A 1)	P124	P162	U1	P184	B17	V2	P73	C4	5
1/0	P125	P163	P3	P185	C17	R5	P72	D5	8
1/0	P126	P164	R2	P186	D16	T4	P71	A 3	11
I/O (CS1, A2)	P127	P165	T2	P187	A18	U3	P70	D6	14
I/O (A3)	P128	P166	N3	P188	A17	V1	P69	C6	17
1/0	-	-	-	-	-	R4	P68	B5	20
1/0	-	-	-	-	- 1/00t	P5	P67	A4	23
VCC	-	-	-	-	VCC*	VCC*	-	VCC*	-
GND	-	-	- D4	- D100	GND*	GND*	- Dec	GND*	- 26
I/O I/O	-	-	P4 N4	P189	C16 B16	U2	P66 P65	C7	26
1/0	- P129	- P167	P2	P190 P191	A16	T3 U1	P65	B6 A 6	29 32
1/0	P130	P167	T1	P191	C15	P4	P63	D8	35
1/0	-	P169	R1	P193	B15	R3	P62	B7	38
1/0	-	P170	N2	P194	A15	N5	P61	A7	41
1/0	-	-	-	P195	- A15	T2	P60	D9	44
1/0	-	-	-		-	R2	P59	C9	47
GND	P131	P171	GND*	P196	GND*	GND*	P58	GND*	-
I/O	P132	P172	P1	P197	B14	N4	P57	B8	50
1/0	P133	P173	N1	P198	A14	P3	P56	D10	53
1/0	-		M4	P199	C13	P2	P55	C10	56
1/0	-	-	L4	P200	B13	N3	P54	B9	59
VCC	-	-	VCC*	P201	VCC*	VCC*	P52	VCC*	-
				1.501			L ' 52		

XC4025E, XC4028 EX/XL Pad Name	HQ 160††	HQ 208‡	PG 223†	HQ 240	BG 256††	PG 299	HQ 304	BG 352‡	Bndry Scan
1/0	-	-	-	-	A13	M5	P51	A 9	62
1/0	-	-	-	-	D12	P1	P50	D11	65
1/0	-	-	-	-	-	M4	P49	B11	68
1/0	-	-	-	-	-	N2	P48	A11	71
GND	-	-	-	-	GND*	GND*	-	GND*	-
I/O (A4)	P134	P174	M2	P202	C12	N1	P47	D12	74
I/O (A5)	P135	P175	M1	P203	B12	М3	P46	C12	77
1/0	-	P176	L3	P205	A12	M2	P45	B12	80
1/0	P136	P177	L2	P206	B11	L5	P44	A12	83
I/O (A21) ‡	P137	P178	L1	P207	C11	M1	P43	C13	86
I/O (A20) ‡	P138	P179	K1	P208	A11	L4	P42	B13	89
I/O (A 6)	P139	P180	K2	P209	A 10	L3	P41	A13	92
I/O (A7)	P140	P181	КЗ	P210	B10	L2	P40	B14	95
GND	P141	P182	GND*	P211	GND*	GND*	P39	GND*	-
6/19/97									

^{6/19/97}

† = E only †† = XL only ‡ = EX, XL only

Additional XC4025E, XC4028EX/XL Package

Pins

Not Connected Pins									
P1	P52	P102	P107	P157	P207				
P3	P53	P104	P155	P158	P208				
P51	P51 P54 P105 P156 P206								

5/9/97

PG223

VCC Pins								
D3	D10	D16	J4					
J15	R4	R10	R15					
GND Pins								
C7	C12	D4	D9					
D15	G3	G16	K4					
K15	М3	M16	R3					
R9	R16	T7	T12					

5/9/97

HQ240

GND Pins							
P204	P219						
5/0/07							

5/9/97

Note: These pins may be Not Connected for this device revision, however for compatability with other devices in this package, these pins should be tied to GND.

^{*} Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the associated package. They have no direct connection to any specific package pin.



	VCC	Pins	
C14	D6	D7	D11
D14	D15	E20	F1
F4	F17	G4	G17
K4	L17	P4	P17
P19	R2	R4	R17
U6	U7	U10	U14
U15	V 7	W 20	-
	GNI) Pins	
A 1	B7	D4	D8
D13	D17	G20	H4
H17	N3	N4	N17
U4	U8	U13	U17
W14	-	-	-

|--|

VCC Pins									
A 2	A 6	A11	A 16						
B20	E1	E5	F20						
K1	L20	R1	T16						
T20	W1	X 5	X10						
X15	X19	-	-						
GND Pins									
A 5	A10	A 15	A 19						
B1	E16	E20	F1						
K20	L1	R20	T1						
T5	W 20	X2	X 6						
X11	X16	-	-						
5/18/97	•								

HQ304

	Not Connected Pins										
P11	P53	P128	P205	P281							
P24	P100	P176	P254	-							
5/15/97											

Note: In XC4025 (no extension) devices in the HQ304 package, P101 is a No Connect (N.C.) pin. P101 is Vcc in XC4025E and XC4028EX/XL devices. Where necessary for compatibility, this pin can be left unconnected.

BG352

		VCC	Pins							
A 10	A 17	B2	B25	D7	D13					
D19	G23	H4	K1	K26	N23					
P4	U1	U26	W23	Y4	AC8					
AC14	AC20	AE2	AE25	AF10	AF17					
GND Pins										
A1	A 2	A 5	A 8	A14	A 19					
A22	A 25	A 26	B1	B26	E1					
E26	H1	H26	N1	P26	W1					
W 26	AB1	AB26	AE1	AE26	AF1					
AF2	AF5	AF8	AF13	AF19	AF22					
AF25	AF26	-	-	-	-					
		Not Conne	ected Pins							
A18	A 24	B4	B10	B23	C1					
C5	C8	C11	D1	D16	D25					
F23	J26	K2	L4	L23	T3					
T4	T24	U25	AB3	AC2	AC6					
AC11	AC16	AC21	AC25	A D16	AD21					
AD26	AE4	A E10	-	-	-					

5/9/97

Pin Locations for XC4036EX/XL

XC4036EX/XL Pad Name	PQ 160††	HQ 208††	HQ 240	HQ 304	BG 352	PG 411	BG 432	Bndry Scan
VCC	P142	P183	P212	P38	VCC*	VCC*	VCC*	-
I/O (A8)	P143	P184	P213	P37	D14	WЗ	D17	110
I/O (A9)	P144	P185	P214	P36	C14	Y2	A17	113
I/O (A19)	P145	P186	P215	P35	A15	V4	C18	116
I/O (A18)	P146	P187	P216	P34	B15	T2	D18	119
1/0	-	P188	P217	P33	C15	U1	B18	122
1/0	-	P189	P218	P32	D15	V6	A19	125
I/O (A10)	P147	P190	P220	P31	A16	U3	B19	128
I/O (A11)	P148	P191	P221	P30	B16	R1	C19	131
VCC	-		,	,	VCC*	VCC*	VCC*	
GND	-	-	-	-	GND*	GND*	GND*	-
1/0	-	-	-	P29	C16	U5	D19	134
I/O	-	-	-	P28	B17	T4	A20	137
1/0	-	-	-	-	D16	P2	B20	140
1/0	-	-	1	1	A18	N1	C20	143
I/O	-	-		P27	C17	R5	C21	146
1/0	-	-	-	P26	B18	M2	A22	149
VCC	-	-	P222	P25	VCC*	VCC*	VCC*	-
I/O	-	-	P223	P23	C18	L3	B22	152
1/0	-	-	P224	P22	D17	T6	C22	155
1/0	P149	P192	P225	P21	A20	N5	B23	158
1/0	P150	P193	P226	P20	B19	M4	A24	161
GND	P151	P194	P227	P19	GND*	GND*	GND*	-
1/0	-	-	-	P18	C19	K2	D22	164
1/0	-	-	-	P17	D18	K4	C23	167
1/0	-	P195	P228	P16	A21	P6	B24	170
1/0	-	P196	P229	P15	B20	M6	C24	173
1/0	P152	P197	P230	P14	C20	J3	A26	176
1/0	P153	P198	P231	P13	B21	H2	C25	179
I/O (A12)	P154	P199	P232	P12	B22	H4	D24	182

XC4036EX/XL	PQ	HQ	HQ	HQ	BG	PG	BG	Bndry
Pad Name	160††	208††	240	304	352	411	432	Scan
I/O (A13)	P155	P200	P233	P10	C21	G3	B26	185
GND	-	-	-	-	GND*	GND*	GND*	-
vcc	-	-	-	-	VCC*	VCC*	VCC*	-
1/0	-	-	-	P9	D20	K6	A27	188
1/0	-	-	-	P8	A23	G1	D25	191
1/0	-	-	-	-	A24	E1	C26	194
1/0	-	-	-	-	B23	E3	B27	197
1/0	-	-	P234	P7	D21	J7	C27	200
1/0	-	-	P235	P6	C22	H6	B28	203
1/0	P156	P201	P236	P5	B24	C3	D27	206
1/0	P157	P202	P237	P4	C23	D2	B29	209
I/O (A14)	P158	P203	P238	P3	D22	E5	C28	212
I/O, GCK8 (A15)	P159	P204	P239	P2	C24	G7	D28	215
VCC	P160	P205	P240	P1	VCC*	VCC*	VCC*	-
GND	P1	P2	P1	P304	GND*	GND*	GND*	-
I/O, GCK1 (A16)	P2	P4	P2	P303	D23	H8	D29	218
I/O (A17)	P3	P5	P3	P302	C25	F6	C30	221
1/0	P4	P6	P4	P301	D24	B4	E28	224
1/0	P5	P7	P5	P300	E23	D4	E29	227
I/O, TDI	P6	P8	P6	P299	C26	B2	D30	230
I/O, TCK	P7	P9	P7	P298	E24	G9	D31	233
1/0	-	-	-	-	D25	F8	E30	236
1/0	-	-	-	-	F23	C5	E31	239
1/0	-	-	-	P297	F24	A7	G28	242
1/0	-	-	-	P296	E25	A 5	G29	245
VCC	-	-	-	-	VCC*	VCC*	VCC*	-
GND	-	-	-	-	GND*	GND*	GND*	-
1/0	P8	P10	P8	P295	D26	B8	H28	248
I/O	P9	P11	P9	P294	G24	C9	H29	251
1/0	-	P12	P10	P293	F25	E9	G30	254



XC4036EX/XL	PQ	HQ	HQ	HQ	BG	PG	BG	Bndry
Pad Name	160††	208†† P13	240 P11	304 P292	352 F26	411 F12	432 H30	Scan 257
1/0	-	-	P12	P292 P291	H23	D10	J28	260
1/0	 	_	P13	P290	H24	B10	J29	263
1/0	-	-	-	P289	G25	F10	H31	266
1/0	-	-	-	P288	G26	F14	J30	269
GND	P10	P14	P14	P287	GND*	GND*	GND*	-
1/0	P11	P15	P15	P286	J23	C11	K28	272
1/0	P12	P16	P16	P285	J24	B12	K29	275
I/O, TMS	P13	P17	P17	P284	H25	E11	K30	278
1/0	P14	P18	P18	P283	K23	E15	K31	281
VCC	-	-	P19	P282	VCC*	VCC*	VCC*	-
1/0	-	-	P20	P280	K24	F16	L29	284
1/0	-	-	P21	P279	J25 J26	C13 B14	L30	287
1/0	-	-	-	-	L23	E17	M29 M31	290 293
1/0	 	-		P278	L24	E13	N31	296
1/0	-	-	-	P277	K25	A15	N28	299
GND	-	-	P22	-	GND*	GND*	GND*	-
VCC	-	-	-	-	VCC*	VCC*	VCC*	-
1/0	-	-	-	P276	L25	B16	P30	302
1/0	-	-	-	P275	L26	D16	P28	305
1/0	-	P19	P23	P274	M23	D18	P29	308
1/0	-	P20	P24	P273	M24	A17	R31	311
1/0	P15	P21	P25	P272	M25	E19	R30	314
1/0	P16	P22	P26	P271	M26	B18	R28	317
1/0	P17	P23	P27	P270	N24	C17	R29	320
I/O	P18	P24 P25	P28 P29	P269	N25 GND*	C19	T31	323
GND VCC	P19 P20	P25	P30	P268 P267	VCC*	GND*	GND*	-
1/0	P21	P27	P31	P266	N26	F20	T30	326
1/0	P22	P28	P32	P265	P25	B20	T29	329
1/0	P23	P29	P33	P264	P23	C21	U31	332
1/0	P24	P30	P34	P263	P24	B22	U30	335
1/0	-	P31	P35	P262	R26	E21	U28	338
1/0	-	P32	P36	P261	R25	D22	U29	341
1/0	-	-	-	P260	R24	A23	V30	344
1/0	-	-	-	P259	R23	B24	V29	347
vcc	-	-	-	-	VCC*	VCC*	VCC*	-
GND	-	-	P37	-	GND*	GND*	GND*	-
1/0	-	-	-	P258	T26	A25	W30	350
1/0	-	-	-	P257	T25 T24	D24	W29 Y30	353
1/0	-	-	-	-	U25	B26 A27	Y29	356 359
1/0	-	-	P38	P256	T23	C27	Y28	362
1/0	-	-	P39	P255	V26	F24	AA30	365
vcc	-	-	P40	P253	VCC*	VCC*	VCC*	- 1
1/0	P25	P33	P41	P252	U24	E25	AA 29	368
1/0	P26	P34	P42	P251	V25	E27	AB31	371
1/0	P27	P35	P43	P250	V24	B28	AB30	374
1/0	P28	P36	P44	P249	U23	C29	AB29	377
GND	P29	P37	P45	P248	GND*	GND*	GND*	-
1/0	-	-	-	P247	Y26	F26	AB28	380
1/0	-	-	-	P246	W25	D28	AC30	383
1/0	-	-	P46 P47	P245	W24	B30	AC29	386
1/0	-	- P38	P47 P48	P244 P243	V23 AA26	E29 F28	AC28 AD29	389 392
1/0	-	P39	P49	P243	Y25	F30	AD28	395
1/0	P30	P40	P50	P241	Y24	C31	AE30	398
1/0	P31	P41	P51	P240	AA25	E31	AE29	401
GND	-	-	-	-	GND*	GND*	GND*	-
VCC	-	-	-	-	VCC*	VCC*	VCC*	-
1/0	-	-	-	P239	AB25	B32	AF31	404
I/O	-	-	-	P238	AA24	A33	AE28	407
I/O	P32	P42	P52	P237	Y23	A35	AG31	410
1/0	P33	P43	P53	P236	AC26	F32	AF28	413
1/0	-	-	-	-	AD26	C35	AG30	416
1/0	-	-	-	-	AC25	B38	AG29	419
1/0	P34	P44	P54	P235	AA23	E33	AH31	422
1/0	P35	P45	P55	P234	AB24	G31	AG28	425
1/0	P36	P46	P56	P233	AD25	H32	AH30	428
I/O, GCK2	P37	P47	P57	P232	AC24	B36	AJ30	431
O (M1) GND	P38 P39	P48 P49	P58 P59	P231 P230	AB23 GND*	A39 GND*	AH29 GND*	434
I (M0)	P39	P50	P60	P230 P229	AD24	E35	AH28	437
VCC	P40	P55	P61	P229	VCC*	VCC*	VCC*	437
¥00	F41	F05	FOI	F228	VCC	VCC	I ACC.	

XC4036EX/XL	PQ	HQ	HQ	HQ	BG	PG	BG	Bndry
Pad Name	160††	208††	240	304	352	411	432	Scan
I (M2)	P42	P56	P62	P227	AC23	G33	AJ28	438
I/O, GCK3	P43	P57	P63	P226	AE24	D36	AK29	439
I/O (HDC)	P44 P45	P58 P59	P64 P65	P225 P224	AD23	C37 F34	AH27	442 445
1/0	P45 P46	P60	P66		AC22	J33	AK28 AJ27	448
I/O I/O	P46 P47	P60 P61	P67	P223 P222	AF24		AL28	448
	P47	P61	P67	P222	AD22 AE23	D38 G35	AL28 AH26	451
I/O (LDC) I/O	- 140		-	-	AC21	E39	AL27	457
1/0	-	-	-	-	AD21	K34	AH25	460
1/0	-	-	-	P220	AE22	F38	AK26	463
1/0	-	-	-	P219	AF23	G37	AL26	466
VCC	-	_	-	1213	VCC*	VCC*	VCC*	
GND	-	-	-	-	GND*	GND*	GND*	-
1/0	P49	P63	P69	P218	AD20	H38	AH24	469
1/0	P50	P64	P70	P217	AE21	J37	AJ25	472
1/0	-	P65	P71	P216	AF21	G39	AK25	475
1/0	-	P66	P72	P215	AC19	M34	AJ24	478
1/0	-	-	P73	P214	AD19	N35	AL24	481
1/0	-	-	P74	P213	AE20	P34	AH22	484
1/0	-	-	-	P212	AF20	J35	AJ23	487
1/0	-	-	-	P211	AC18	L37	AK23	490
GND	P51	P67	P75	P210	GND*	GND*	GND*	-
I/O	P52	P68	P76	P209	AD18	M38	AJ22	493
I/O	P53	P69	P77	P208	AE19	R35	AK22	496
I/O	P54	P70	P78	P207	AC17	H36	AL22	499
I/O	P55	P71	P79	P206	AD17	T34	AJ21	502
VCC	-	-	P80	P204	VCC*	VCC*	VCC*	-
1/0	-	P72	P81	P203	AE18	N37	AH20	505
1/0	-	P73	P82	P202	AF18	N39	AK21	508
1/0	-	-	-	-	AC16	U35	AK20	511
1/0	-	-	-	-	AD16	R39	A J19	514
1/0	-	-	-	P201	AE17	M36	AL20	517
1/0	-	-	-	P200	AE16	V34	AH18	520
GND	-	-	P83	-	GND*	GND*	GND*	-
VCC	-	-	-	-	VCC*	VCC*	VCC*	-
1/0	-	-	-	P199	AF16	R37	AK19	523
1/0	-	-	-	P198	AC15	T38	AJ18	526
1/0	-	-	P84	P197	AD15	T36	AL19	529
1/0	-	-	P85	P196	AE15	V36	AK18	532
1/0	P56	P74	P86	P195	AF15	U37	AH17	535
1/0	P57	P75	P87	P194	AD14	U39	AJ17	538
I/O	P58	P76	P88	P193	AE14	V38	AJ16	541
I/O (INIT)	P59	P77	P89	P192	AF14	W37	AK16	544
VCC GND	P60	P78 P79	P90 P91	P191 P190	VCC* GND*	VCC*	VCC*	-
	P61 P62	P79 P80	P91		AE13	Y34		547
I/O I/O	P62			P189			AL16	
1/0	P63	P81 P82	P93 P94	P188 P187	AC13 AD13	AC37 AB38	AH15 AK15	550 553
1/0	P65	P83	P95	P186	AF12	AD36	AJ14	556
1/0	-	P84	P96	P185	AE12	AA35	AH14	559
1/0	_	P85	P97	P184	AD12	AE37	AK14	562
1/0		-	-	P183	AC12	AB36	AL13	565
1/0	-	_	-	P182	AF11	AD38	AK13	568
VCC	-	-	-	-	VCC*	VCC*	VCC*	-
GND	-	-	P98	-	GND*	GND*	GND*	-
1/0	-	-	-	P181	AE11	AB34	AJ13	571
1/0	-	-	-	P180	AD11	AE39	AH13	574
1/0	-	-	-	-	AE10	AM36	AL12	577
I/O	-	-	-	-	AC11	AC35	AK12	580
I/O	-	-	P99	P179	AF9	AG39	AH12	583
I/O	-	-	P100	P178	AD10	AG37	AJ11	586
VCC		-	P101	P177	VCC*	VCC*	VCC*	-
I/O	P66	P86	P102	P175	AE9	AD34	AL10	589
1/0	P67	P87	P103	P174	AD9	AN39	AK10	592
I/O	P68	P88	P104	P173	AC10	AE35	A J10	595
I/O	P69	P89	P105	P172	AF7	AH38	AK9	598
GND	P70	P90	P106	P171	GND*	GND*	GND*	-
1/0	-	-	-	P170	AE8	AJ37	AL8	601
I/O	-	-	-	P169	AD8	AG35	AH10	604
			P107	P168	AC9	AF34	AJ9	607
I/O	-							
I/O I/O	-	-	P108	P167	AF6	AH36	AK8	610
I/O I/O I/O	-	P91	P109	P166	AE7	AK36	AK7	613
I/O I/O I/O I/O	-	P91 P92	P109 P110	P166 P165	AE7 AD7	AK36 AM34	AK7 AL6	613 616
I/O I/O I/O		P91	P109	P166	AE7	AK36	AK7	613



XC4036EX/XL	PQ	HQ	HQ	HQ	BG	PG	BG	Bndry
Pad Name	160††	208††	240	304	352	411	432	Scan
GND	-	-	-	-	GND*	GND*	GND*	-
VCC	<u> </u>	-	-	-	VCC*	VCC*	VCC*	-
1/0	-	-	-	P162 P161	AD6	AL37	AK6 AL5	625
1/0	- 070	-	-		AC7	AT38		628
1/0	P73	P95	P113	P160	AF4	AM38	AH7	631
1/0	P74	P96	P114	P159	AF3	AN37	AJ6	634
1/0	<u> </u>	-	-	-	AE4	AK34	AK5	637
1/0	- D75	- 007	-		AC6	AR39	AL4	640
1/0	P75	P97	P115 P116	P158	AD5	AN35	AK4	643 646
1/0	P76	P98		P157	AE3	AL33	AH5	
1/0	P77	P99 P100	P117	P156	AD4	AV38	AK3 AJ4	649
I/O, GCK4	P78 P79	P100	P118 P119	P155 P154	AC5 GND*	AT36 GND*	GND*	652
GND								-
DONE VCC	P80 P81	P103 P106	P120	P153	AD3 VCC*	AR35 VCC*	AH4	-
PROGRAM	P81	P108	P121 P122	P152 P151	AC4	AN33	VCC*	-
	P83			P150			_	
I/O (D7)		P109 P110	P123 P124	P150	AD2	AM32	AJ2	655
I/O, GCK5	P84				AC3	AP34	AG4	658
1/0	P85	P111	P125	P148 P147	AB4 AD1	AW39 AN31	AG3	661
	P86	P112	P126				AH2	664
1/0	-	-	-	-	AB3	AV36	AH1	667
1/0	 -	-	- P127	- D140	AC2	AR33	AF4	670
1/0	-	-		P146	AA4	AP32	AF3	673
1/0	-	-	P128	P145	AA3	AU35	AG2	676
1/0	-	-	-	P144	AB2	AW33	AE3	679
1/0	-	-	-	P143	AC1	AU33	AF2	682
VCC	 -	-	-		VCC*	VCC*	VCC*	-
GND	-	-	-	-	GND*	GND*	GND*	-
I/O (D6)	P87	P113	P129	P142	Y3	AV32	AF1	685
1/0	P88	P114	P130	P141	AA2	AU31	AD4	688
1/0	P89	P115	P131	P140	AA1	AR31	AD3	691
1/0	P90	P116	P132	P139	W4	AP28	AE2	694
1/0	<u> </u>	P117	P133	P138	W3	AT32	AC3	697
1/0	-	P118	P134	P137	Y2	AV30	AD1	700
1/0	-	-	-	P136	Y1	AR29	AC2	703
1/0	-		-	P135	V4	AP26	AB4	706
GND	P91	P119	P135	P134	GND*	GND*	GND*	-
1/0	-	-	P136	P133	V3	AU29	AB3	709
1/0	-	-	P137	P132	W2	AV28	AB2	712
1/0	P92	P120	P138	P131	U4	AT28	AB1	715
1/0	P93	P121	P139	P130	U3	AR25	AA3	718
VCC		-	P140	P129	VCC*	VCC*	VCC*	-
I/O (D5)	P94	P122	P141	P127	V2	AP24	AA2	721
I/O (CS0)	P95	P123	P142	P126	V1	AU27	Y2	724
1/0	 	-	-	-	T4	AR27	Y4	727
1/0	-	-	-		T3	AW27	Y3	730
1/0	-	-	-	P125	U2	AT24	W4	733
1/0	-	-	-	P124	T2	AR23	W3	736
GND	-	-	P143	-	GND*	GND*	GND*	-
VCC	-	-	-	-	VCC*	VCC*	VCC*	- 700
1/0	 -	-	-	P123	T1	AP22	V4	739
1/0		D104	- P144	P122	R4	AV24	V3	742 745
1/0	-	P124		P121	R3	AU23	U1	
1/0		P125	P145	P120	R2	AT22	U2	748
1/0	P96 P97	P126	P146	P119	R1	AR21	U4	751
1/0		P127	P147 P148	P118	P3	AV22	U3	754 757
I/O (D4)	P98	P128		P117 P116	P2	AP20	T1	757
1/0	P99	P129	P149		P1	AU21	T2	760
VCC	P100 P101	P130	P150	P115	VCC*	VCC*	VCC*	-
GND I/O (D2)		P131	P151	P114	GND*	GND*	GND*	- 760
I/O (D3)	P102	P132	P152	P113	N2	AU19	T3	763
I/O (RS)	P103	P133	P153	P112	N4	AV20	R1	766
1/0	P104	P134	P154	P111	N3	AV18	R2	769
1/0	P105	P135	P155	P110	M1	AR19	R4	772
1/0	<u> </u>	P136	P156	P109	M2	AT18	R3	775
1/0	-	P137	P157	P108	M3	AW17	P2	778
1/0	-	-	-	P107	M4	AV16	P3	781
1/0	-	-	-	P106	L1	AP18	P4	784
VCC	-	-	-	-	VCC*	VCC*	VCC*	-
GND	-	-	P158	-	GND*	GND*	GND*	-
1/0	-	-	-	P105	L2	AR17	N3	787
1/0	-	-	-	P104	L3	AT16	N4	790
1/0	-	-	-	-	K2	AV14	M1	793
I/O	-		-	-	L4	AW13	M2	796

XC4036EX/XL Pad Name	PQ 160††	HQ 208††	HQ 240	HQ 304	BG 352	PG 411	BG 432	Bndry Scan
I/O	P107	P139	P160	P102	K3	AP16	L3	802
VCC	1 107	1 109	P161	P101	VCC*	VCC*	VCC*	-
1/0	P108	P140	P162	P99	J2	AV12	K1	805
1/0	P109	P141	P163	P98	J3	AR13	K2	808
1/0	1 103	1 141	P164	P97	K4	AU11	K3	811
1/0	+:-		P165	P96	G1	AT12	K4	814
GND	P110	P142	P166	P95	GND*	GND*	GND*	-
1/0		- 142		P94	H2	AP14	J2	817
1/0	+ -	-	-	P93	H3	AR11	J3	820
1/0	+		P167	P92	J4	AV10	J4	823
1/0	-	-	P168	P92	F1	AT8	H1	826
1/0	-		P168	P90				829
	-	P143			G2	AT10	H2	
1/0		P144	P170	P89	G3	AP10	H3	832
1/0	P111	P145	P171	P88	F2	AP12	H4	835
1/0	P112	P146	P172	P87	E2	AR9	G2	838
GND	-	-	-	-	GND*	GND*	GND*	-
VCC	-	-	-	-	VCC*	VCC*	VCC*	-
I/O (D1)	P113	P147	P173	P86	F3	AU7	G4	841
I/O (RCLK,	P114	P148	P174	P85	G4	AW7	F2	844
RDY/BUSY)	1					L	<u> </u>	
1/0	-	-	-	-	D1	AW5	F3	847
1/0	-	-	-	-	C1	AV6	E1	850
1/0	-	-	-	P84	D2	AR7	E3	853
1/0				P83	F4	AV4	D1	856
1/0	P115	P149	P175	P82	E3	AN9	E4	859
1/0	P116	P150	P176	P81	C2	AW1	D2	862
I/O (D0, DIN)	P117	P151	P177	P80	D3	AP6	C2	865
I/O, GCK6	P118	P152	P178	P79	E4	AU3	D3	868
(DOUT)								
CCLK	P119	P153	P179	P78	C3	AR5	D4	-
VCC	P120	P154	P180	P77	VCC*	VCC*	VCC*	-
O, TDO	P121	P159	P181	P76	D4	AN7	C4	0
GND	P122	P160	P182	P75	GND*	GND*	GND*	-
I/O (A0, WS)	P123	P161	P183	P74	В3	AT4	ВЗ	2
I/O, GCK7 (A1)	P124	P162	P184	P73	C4	AV2	D5	5
1/0	P125	P163	P185	P72	D5	AM8	B4	8
1/0	P126	P164	P186	P71	A3	AL7	C5	11
1/0	1 120	1 104		-	C5	AR3	B5	14
1/0	1	-		-	B4	AR1	C6	17
I/O (CS1, A2)	P127	P165	P187	P70	D6	AK6	A5	20
I/O (A3)	P128	P166	P188	P69	C6	AN3	D7	23
I/O (A3)	-	-	-	P68		AM6	B6	26
	+	-	-	P68	B5		 	
1/0	-	-	-		A4	AM2	A6	29
VCC	-	-	-	-	VCC*	VCC*	VCC*	-
GND	-	-	-	-	GND*	GND*	GND*	-
1/0	-	-	P189	P66	C7	AL3	D8	32
1/0	-	-	P190	P65	B6	AH6	C7	35
1/0	P129	P167	P191	P64	A 6	AP2	B7	38
1/0	P130	P168	P192	P63	D8	AK4	D9	41
1/0	-	P169	P193	P62	B7	AG5	D10	44
1/0	-	P170	P194	P61	A7	AF6	C9	47
1/0	1 -	-	P195	P60	D9	AL5	B9	50
1/0	-	-	-	P59	C9	AJ3	C10	53
GND	P131	P171	P196	P58	GND*	GND*	GND*	-
1/0	P132	P172	P197	P57	B8	AH2	B10	56
1/0	P133	P173	P198	P56	D10	AE5	A 10	59
1/0	-	-	P199	P55	C10	AM4	C11	62
1/0	-	-	P200	P54	B9	AD6	D12	65
VCC	-	-	P201	P52	VCC*	VCC*	VCC*	-
1/0	-	-	-	P51	A 9	AG3	B11	68
I/O	-	-	-	P50	D11	AG1	C12	71
1/0	-	-	-	-	C11	AC5	C13	74
1/0	-	-	-	-	B10	AE1	A12	77
1/0	-	-	-	P49	B11	AH4	D14	80
1/0	+ -	-		P48	A11	AB6	B13	83
GND		-	-	-	GND*	GND*	GND*	-
VCC	+	<u> </u>	<u> </u>	<u> </u>	VCC*	VCC*	VCC*	-
	P134	D174	P200	- P47				0.0
I/O (A4)		P174	P202		D12	AD2	C14	86
I/O (A5)	P135	P175	P203	P46	C12	AB4	A13	89
1/0	-	P176	P205	P45	B12	AE3	B14	92
1/0	P136	P177	P206	P44	A12	AC1	D15	95
I/O (A21)	P137	P178	P207	P43	C13	AD4	C15	98
I/O (A20)	P138	P179	P208	P42	B13	AA5	B15	101
I/O (A6)	P139	P180	P209	P41	A13	AA3	B16	104
I/O (A7)	P140	P181	P210	P40	B14	Y6	A16	107



XC4036EX/XL	PQ	HQ	HQ		BG	PG	BG	Bndry
Pad Name	160††	208††	240		352	411	432	Scan
GND	P141	P182	P211	P39	GND*	GND*	GND*	-

6/17/97

* Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the associated package. They have no direct connection to any specific package pin.

 $\dagger\dagger$ = XL only

Additional XC4036EX/XL Package Pins

HQ208

	Not Connected Pins									
P1	P3	P51	P52	P53						
P54	P102	P104	P105	P107						
P155	P156	P157	P158	P206						
P207	P208	-	=	-						

5/15/97

HQ240

GND Pins						
P204	P219	-	-	-		

6/17/97

The Ground (GND) package pins in the above table should be externally connected to Ground if possible; however, they can be left unconnected if necessary for compatibility with other devices.

HQ304

Not Connected Pins							
P11	P24	P53	P100	P128			
P176	P205	P254	P281	-			

5/15/97

BG352

	VCC Pins										
A10	A17	B2	B25	D7	D13						
D19	G23	H4	K1	K26	N23						
P4	U1	U26	W23	Y4	AC8						
AC14	AC20	AE2	AE25	AF10	AF17						
		GND	Pins								
A1	A2	A 5	A8	A14	A19						
A22	A25	A26	B1	B26	E1						
E26	H1	H26	N1	P26	W1						
W26	AB1	AB26	AE1	AE26	AF1						
AF2	AF5	AF8	AF13	AF19	AF22						
AF25	AF26	-	-	-	-						
		Not Conn	ected Pins								
C8	-	-	-	-							

6/16/97

PG411

	VCC Pins									
A3	A11	A21	A31	C39	D6					
F36	J1	L39	W 1	AA39	AJ1					
AL39	AP4	AT34	AU1	AW9	AW19					
AW29	AW37	-	-	-	-					
		GND	Pins							
A 9	A 19	A29	A37	C1	D14					
D20	D26	D34	F4	J39	L1					
P4	P36	W 39	Y4	Y36	AA1					
AF4	AF36	AJ39	AL1	AP36	AT6					
AT14	AT20	AT26	AU39	AW3	AW11					
AW21	AW31	-	-	-	-					
		Not Conne	ected Pins							
A13	В6	B34	C7	C15	C23					
C25	C33	D8	D12	D30	D32					
E7	E23	E37	F2	F18	F22					
G5	H34	J5	K36	K38	L5					
L35	N3	P38	R3	V2	W 5					
W 35	Y38	AA37	AB2	AC3	AC39					
AF2	AF38	AJ5	AK2	AK38	AL35					
AN1	AN5	AP8	AP30	AP38	AR37					
AT2	AT30	AU5	AU9	AU13	AU15					
AU17	AU25	AU37	AV8	AV26	AV34					
AW15	AW23	AW25	AW35	-	-					

6/16/97

BG432

	VCC Pins										
A1	A11	A21	A31	C3	C29						
D11	D21	L1	L4	L28	L31						
AA1	AA4	AA28	AA31	AH11	AH21						
AJ3	AJ29	AL1	AL11	AL21	AL31						
	•	GND	Pins								
A2	A 3	A7	A 9	A14	A18						
A23	A25	A29	A30	B1	B2						
B30	B31	C1	C31	D16	G1						
G31	J1	J31	P1	P31	T4						
T28	V1	V31	AC1	AC31	AE1						
AE31	A H16	AJ1	AJ31	AK1	AK2						
AK30	AK31	AL2	AL3	AL7	AL9						
AL14	AL18	AL23	AL25	AL29	AL30						
	•	Not Conne	ected Pins								
A4	A8	A15	A28	B8	B12						
B17	B21	B25	C8	C16	C17						
D6	D13	D20	D23	D26	E2						
F1	F4	F28	F29	F30	F31						
G3	МЗ	M4	M28	M30	N1						
N2	N29	N30	V2	V28	W1						
W2	W28	W 31	Y1	Y31	AC4						
AD2	AD30	AD31	AE4	AF29	AF30						
AG1	AH6	AH9	A H19	AH23	AJ5						
AJ8	AJ12	AJ15	AJ20	AJ26	AK11						
AK17	AK24	AK27	AL15	AL17	-						

5/15/97

Pin Locations for XC4044XL Devices

(Note: XC4044XL is also available in the HQ304 package. The pinout is identical to the XC4036XL in the HQ304.)

XC4044XL Pad Name	HQ 160	HQ 208	HQ 240	BG 352	PG 411	BG 432
VCC	P142	P183	P212	VCC*	VCC*	VCC*
I/O (A8)	P143	P184	P213	D14	WЗ	D17
I/O (A9)	P144	P185	P214	C14	Y2	A17
1/0	-	-	-	-	V2	C17
1/0	-	-	-	-	W 5	B17
I/O (A19)	P145	P186	P215	A15	V4	C18

XC4044XL Pad Name	HQ 160	HQ 208	HQ 240	BG 352	PG 411	BG 432
I/O (A18)	P146	P187	P216	B15	T2	D18
1/0	-	P188	P217	C15	U1	B18
1/0	-	P189	P218	D15	V6	A19
I/O (A10)	P147	P190	P220	A16	U3	B19
I/O (A11)	P148	P191	P221	B16	R1	C19
VCC	-	-	-	VCC*	VCC*	VCC*
GND	-	-	-	GND*	GND*	GND*
1/0	-	-	-	C16	U5	D19
1/0	-	-	-	B17	T4	A20



XC4044XL	HQ	HQ	HQ	BG	PG	BG
Pad Name	160	208	240	352	411	432
1/0	-	-	-	D16	P2	B20
1/0	-	-	-	A18	N1	C20
1/0	-	-	-	C17	R5	C21
1/0	-	-	-	B18	M2	A22
VCC	-	-	P222	VCC*	VCC*	VCC*
1/0	-	-	P223	C18	L3	B22
1/0	-	-	P224	D17	T6	C22
1/0	P149	P192	P225	A20	N5	B23
1/0	P150	P193	P226	B19	M4	A24
GND	P151	P194	P227	GND*	GND*	GND*
1/0	-	-	-	C19	K2	D22
1/0	-	-	-	D18	K4	C23
I/O	-	P195	P228	A21	P6	B24
1/0	-	P196	P229	B20	M6	C24
1/0	-	-	-	-	L5	D23
I/O	-	-	-	-	J5	B25
1/0	P152	P197	P230	C20	J3	A26
I/O	P153	P198	P231	B21	H2	C25
I/O (A12)	P154	P199	P232	B22	H4	D24
I/O (A13)	P155	P200	P233	C21	G3	B26
GND	-	-	-	GND*	GND*	GND*
VCC	-	-	-	VCC*	VCC*	VCC*
1/0	-	-	-	D20	K6	A27
1/0	-	-	-	A23	G1	D25
1/0	-	-	-	A24	E1	C26
1/0	-	-	-	B23	E3	B27
1/0	-	-	P234	D21	J7	C27
1/0	-	-	P235	C22	H6	B28
1/0	P156	P201	P236	B24	C3	D27
1/0	P157	P202	P237	C23	D2	B29
I/O (A14)	P158	P203	P238	D22	E5	C28
I/O, GCK8 (A15)	P159	P204	P239	C24	G7	D28
vcc	P160	P205	P240	VCC*	VCC*	VCC*
GND	P1	P2	P1	GND*	GND*	GND*
I/O, GCK1 (A16)	P2	P4	P2	D23	H8	D29
I/O (A17)	P3	P5	P3	C25	F6	C30
1/0	P4	P6	P4	D24	B4	E28
1/0	P5	P7	P5	E23	D4	E29
I/O, TDI	P6	P8	P6	C26	B2	D30
I/O, TCK	P7	P9	P7	E24	G9	D31
1/0	-	-	-	D25	F8	E30
1/0	-	-	-	F23	C5	E31
1/0	-	-	-	F24	A7	G28
1/0	-	-	-	E25	A 5	G29
VCC	-	-	-	VCC*	VCC*	VCC*
GND	-	-	-	GND*	GND*	GND*
1/0	-	-	-	-	C7	F30
1/0		-	-	-	D8	F31
1/0	P8	P10	P8	D26	B8	H28
1/0	P9	P11	P9	G24	C9	H29
1/0	-	P12	P10	F25	E9	G30
1/0	-	P13	P11	F26	F12	H30
1/0	-	-	P12	H23	D10	J28
1/0	-	-	P13	H24	B10	J29
1/0	-	-	-	G25	F10	H31
1/0	-	-	-	G26	F14	J30
GND	P10	P14	P14	GND*	GND*	GND*
1/0	P11	P15	P15	J23	C11	K28
1/0	P12	P16	P16	J24	B12	K29
I/O, TMS	P13	P17	P17	H25	E11	K30
1/0	P14	P18	P18	K23	E15	K31
VCC	-	-	P19	VCC*	VCC*	VCC*
1/0	-	-	P20	K24	F16	L29
1/0	-	-	P21	J25	C13	L30
1/0	-	-	-	J26	B14	M29
1/0	-	-	-	L23	E17	M31
1/0	-	-	-	L24	E13	N31
1/0	-	-	-	K25	A15	N28
110	-	-	P22	GND*	GND*	GND*
GND			Γ	VCC*	VCC*	VCC*
	-	-	-	l ACC	1 100	100
GND		-	-	-	F18	N29
GND VCC	-		-	-		
GND VCC I/O	-	-	-	-	F18	N29
GND VCC I/O	-	-	-	-	F18 C15	N29 N30

XC4044XL	HQ	HQ	HQ	BG	PG	BG
Pad Name	160	208	240	352	411	432
1/0		P20	P24	M24	A17	R31
1/0	P15 P16	P21 P22	P25 P26	M25 M26	E19 B18	R30 R28
1/0	P17	P23	P27	N24	C17	R29
1/0	P18	P24	P28	N25	C19	T31
GND	P19	P25	P29	GND*	GND*	GND*
VCC	P20	P26	P30	VCC*	VCC*	VCC*
I/O	P21	P27	P31	N26	F20	T30
I/O	P22	P28	P32	P25	B20	T29
1/0	P23	P29	P33	P23	C21	U31
1/0	P24	P30	P34	P24	B22	U30
I/O I/O	-	P31 P32	P35 P36	R26 R25	E21 D22	U28 U29
1/0	-	-	-	R24	A23	V30
1/0	-	-	-	R23	B24	V29
I/O	-	-	-	-	C23	V28
I/O	-	ı	1	1	F22	W 31
VCC	-	-	-	VCC*	VCC*	VCC*
GND	-	-	P37	GND*	GND*	GND*
1/0	-	-	-	T26	A25	W30
I/O I/O	-	-	-	T25 T24	D24 B26	W29 Y30
1/0	-	-		U25	A27	Y29
1/0	-	-	P38	T23	C27	Y28
1/0	-	-	P39	V26	F24	AA30
VCC	-	-	P40	VCC*	VCC*	VCC*
I/O	P25	P33	P41	U24	E25	AA 29
1/0	P26	P34	P42	V25	E27	AB31
I/O	P27	P35	P43	V24	B28	AB30
1/0	P28	P36	P44	U23	C29	AB29
GND	P29	P37	P45	GND*	GND*	GND*
I/O I/O	-	-	-	Y26 W25	F26 D28	AB28 AC30
1/0	-	-	P46	W24	B30	AC29
1/0	-	-	P47	V23	E29	AC28
I/O	-	-	-	-	D30	AD31
I/O	-	-	-	-	D32	AD30
I/O	-	P38	P48	AA26	F28	AD29
1/0	-	P39	P49	Y25	F30	AD28
1/0	P30	P40 P41	P50	Y24	C31	AE30
I/O GND	P31 -		P51	AA25 GND*	E31 GND*	AE29 GND*
VCC	-			VCC*	VCC*	VCC*
1/0	-	-	-	AB25	B32	AF31
I/O	-	-	-	AA24	A33	AE28
I/O	P32	P42	P52	Y23	A35	AG31
I/O	P33	P43	P53	AC26	F32	AF28
1/0	-	-	-	AD26	C35	AG30
1/0	- 004	- P44	- DE 4	AC25	B38	AG29
1/0	P34 P35	P44 P45	P54	AA23	E33	AH31
1/0	P36	P46	P55 P56	AB24 AD25	G31 H32	AG28 AH30
I/O, GCK2	P37	P47	P57	AC24	B36	AJ30
O (M1)	P38	P48	P58	AB23	A 39	A H29
GND	P39	P49	P59	GND*	GND*	GND*
I (M0)	P40	P50	P60	AD24	E35	AH28
VCC	P41	P55	P61	VCC*	VCC*	VCC*
I (M2)	P42 P43	P56 P57	P62 P63	AC23 AE24	G33 D36	AJ28 AK29
I/O, GCK3 I/O (HDC)	P43	P57 P58	P63	AE24 AD23	C37	AH27
1/0	P45	P59	P65	AC22	F34	AK28
1/0	P46	P60	P66	AF24	J33	AJ27
1/0	P47	P61	P67	AD22	D38	AL28
I/O (LDC)	P48	P62	P68	AE23	G35	AH26
I/O	-	-	-	AC21	E39	AL27
1/0	-	-	-	AD21	K34	AH25
1/0	-	-	-	AE22	F38	AK26
1/0	-	-	-	AF23	G37	AL26
VCC GND	-	-	-	VCC* GND*	VCC* GND*	VCC* GND*
I/O	P49	P63	P69	AD20	H38	AH24
1/0	P50	P64	P70	AE21	J37	AJ25
1/0	-	P65	P71	AF21	G39	AK25
I/O	-	P66	P72	AC19	M34	AJ24
1/0	-	-	-	-	K36	AH23



XC4044XL Pad Name	HQ 160	HQ 208	HQ 240	BG 352	PG 411	BG 432
1/0	-	_	-	-	K38	AK24
1/0	-	-	P73	AD19	N35	AL24
I/O	-	-	P74	AE20	P34	AH22
1/0	-	-	-	AF20	J35	AJ23
1/0	-	-	-	AC18	L37	AK23
GND	P51	P67	P75	GND*	GND*	GND*
1/0	P52	P68	P76	AD18	M38	AJ22
1/0	P53	P69	P77	AE19	R35	AK22
1/0	P54	P70	P78	AC17	H36	AL22
1/0	P55	P71	P79	AD17	T34	AJ21
VCC	-	-	P80	VCC*	VCC*	VCC*
1/0	-	P72	P81	AE18	N37	AH20
1/0	-	P73	P82	AF18	N39	AK21
1/0	-	-	-	AC16 AD16	U35	AK20 AJ19
1/0	-	-	-	AE17	R39 M36	AL20
1/0	-	-	-		V34	AH18
GND	-	-	- P83	AE16 GND*	GND*	GND*
VCC	-	-	-	VCC*	VCC*	VCC*
1/0	-	-	-	AF16	R37	
	-	-	-			AK19
1/0	-	-	P84	AC15 AD15	T38 T36	AJ18 AL19
1/0	-	-	P84 P85	AE15	V36	AK18
1/0	- P56	- P74	P85	AF15	U37	AH17
1/0	P56	P74 P75	P87	AD14	U39	AH17 AJ17
1/0		-		AD14	W35	AJ17 AK17
1/0	-			-	AC39	AL17
1/0	- P58	- P76	- P88	- AE14	V38	AL17 AJ16
I/O (INIT)	P59	P77	P89	AF14	W37	AK16
VCC	P60	P78	P90	VCC*	VCC*	VCC*
GND	P61	P79	P91	GND*	GND*	GND*
1/0	P62	P80	P92	AE13	Y34	AL16
1/0	P63	P81	P93	AC13	AC37	AH15
1/0	-		-		Y38	AL15
1/0	-	-	-	-	AA37	AJ15
1/0	P64	P82	P94	AD13	AB38	AK15
1/0	P65	P83	P95	AF12	AD36	AJ14
1/0	-	P84	P96	AE12	AA35	AH14
1/0	-	P85	P97	AD12	AE37	AK14
1/0	-	-	-	AC12	AB36	AL13
1/0	-	-	-	AF11	AD38	AK13
vcc	-	-	-	VCC*	VCC*	VCC*
GND	-	-	P98	GND*	GND*	GND*
1/0	-	-	-	AE11	AB34	AJ13
1/0	-	-	-	AD11	AE39	AH13
1/0	-	-	-	AE10	AM36	AL12
1/0	-	-	-	AC11	AC35	AK12
1/0	-	-	P99	AF9	AG39	AH12
1/0	-	-	P100	AD10	AG37	AJ11
VCC	-	-	P101	VCC*	VCC*	VCC*
1/0	P66	P86	P102	AE9	AD34	AL10
1/0	P67	P87	P103	AD9	AN39	AK10
1/0	P68	P88	P104	AC10	AE35	A J10
1/0	P69	P89	P105	AF7	AH38	AK9
GND	P70	P90	P106	GND*	GND*	GND*
1/0	-	-	-	AE8	AJ37	AL8
1/0	-	-	-	AD8	AG35	AH10
1/0	-	-	P107	AC9	AF34	AJ9
1/0	-	-	P108	AF6	AH36	AK8
1/0	-	-	-	-	AK38	AJ8
1/0	-	-	-	-	AP38	AH9
1/0	-	P91	P109	AE7	AK36	AK7
1/0		P92	P110	AD7	AM34	AL6
1/0	P71	P93	P111	AE6	AH34	AJ7
1/0	P72	P94	P112	AE5	AJ35	AH8
GND	-	-	-	GND*	GND*	GND*
VCC	-	-	-	VCC*	VCC*	VCC*
1/0	-	-	-	AD6	AL37	AK6
1/0	-	-	-	AC7	AT38	AL5
1/0	P73	P95	P113	AF4	AM38	AH7
1/0	P74	P96	P114	AF3	AN37	AJ6
1/0	-	-	-	AE4	AK34	AK5
1/0	-			AC6	AR39	AL4
1/0	P75	P97	P115	AD5	AN35	AK4
1/0	P76	P98	P116	AE3	AL33	AH5

XC4044XL Pad Name	HQ 160	HQ 208	HQ 240	BG 352	PG 411	BG 432
I/O	P77	P99	P117	AD4	AV38	AK3
I/O, GCK4	P78	P100	P118	AC5	AT36	AJ4
GND	P79	P101	P119	GND*	GND*	GND*
DONE	P80	P103	P120	AD3	AR35	AH4
VCC	P81	P106	P121	VCC*	VCC*	VCC*
PROGRAM	P82	P108	P122	AC4	AN33	AH3
I/O (D7) I/O, GCK5	P83 P84	P109 P110	P123 P124	AD2 AC3	AM32 AP34	AJ2 AG4
1/0, GCK5	P85	P110	P124	AB4	AW39	AG4 AG3
1/0	P86	P112	P126	AD1	AN31	AH2
1/0	-	-	-	AB3	AV36	AH1
I/O	-	-	-	AC2	AR33	AF4
I/O	-	-	P127	AA4	AP32	AF3
I/O	-	-	P128	AA3	AU35	AG2
1/0	-	-	-	AB2	AW33	AE3
I/O VCC	-	-	-	AC1	AU33	AF2
GND	-	-	-	VCC* GND*	VCC* GND*	VCC* GND*
I/O (D6)	P87	P113	P129	Y3	AV32	AF1
I/O	P88	P114	P130	AA2	AU31	AD4
1/0	P89	P115	P131	AA1	AR31	AD3
I/O	P90	P116	P132	W4	AP28	AE2
I/O	-	-	-	-	AP30	AD2
1/0	-	-	-	-	AT30	AC4
1/0	-	P117	P133	W3	AT32	AC3
1/0	-	P118	P134	Y2	AV30	AD1
1/0	-	-	-	Y1 V4	AR29 AP26	AC2 AB4
GND	P91	P119	P135	GND*	GND*	GND*
1/0	-		P136	V3	AU29	AB3
1/0	-	-	P137	W2	AV28	AB2
1/0	P92	P120	P138	U4	AT28	AB1
1/0	P93	P121	P139	U3	AR25	AA3
VCC	-	-	P140	VCC*	VCC*	VCC*
I/O (D5)	P94	P122	P141	V2	AP24	AA2
I/O (CS0)	P95	P123	P142	V1 T4	AU27 AR27	Y2 Y4
1/0	-	-	-	T3	AW27	Y3
1/0	-	-	-	U2	AT24	W4
1/0	-	-	-	T2	AR23	W3
GND	-	-	P143	GND*	GND*	GND*
VCC	-	-	-	VCC*	VCC*	VCC*
I/O	-	-	-	-	AW25	W2
1/0	-	-	-	-	AW23	V2
I/O I/O	-	-	-	T1 R4	AP22 AV24	V4 V3
1/0	-	P124	P144	R3	AU23	U1
1/0	-	P125	P145	R2	AT22	U2
I/O	P96	P126	P146	R1	AR21	U4
1/0	P97	P127	P147	P3	AV22	U3
I/O (D4)	P98	P128	P148	P2	AP20	T1
1/0	P99	P129	P149	P1	AU21	T2
VCC	P100	P130	P150	VCC*	VCC*	VCC*
GND I/O (D3)	P101 P102	P131 P132	P151 P152	GND* N2	GND* AU19	GND*
I/O (BS)	P102	P132	P152	N4	AV20	R1
1/0	P104	P134	P154	N3	AV18	R2
1/0	P105	P135	P155	M1	AR19	R4
1/0	-	P136	P156	M2	AT18	R3
1/0	-	P137	P157	M3	AW17	P2
1/0	-	-	-	M4	AV16	P3
1/0	-	-	-	L1	AP18	P4
1/0	-	-	-	-	AU17 AW15	N1 N2
VCC	-		-	VCC*	VCC*	VCC*
GND	-	-	P158	GND*	GND*	GND*
1/0	-	-	-	L2	AR17	N3
1/0		-		L3	AT16	N4
1/0	-	-	-	K2	AV14	M1
1/0	-	-	-	L4	AW13	M2
I/O (D2)	P106	P138	P159	J1	AR15	L2
I/O VCC	P107	P139	P160	K3 VCC*	AP16	L3 VCC*
VCC I/O	- P108	- P140	P161 P162	J2	VCC* AV12	K1
1/0	P108	P140	P162	J2 J3	AR13	K2
	1 103	1 141	1 100	00	71110	114



XC4044XL	HQ	HQ	HQ	BG	PG	BG
Pad Name	160	208	240	352	411	432
1/0	-	-	P164	K4	AU11	K3
I/O GND	P110	- P142	P165 P166	G1 GND*	AT12 GND*	K4 GND*
1/0	FIIO	F142	-	H2	AP14	J2
1/0	-			H3	AR11	J3
1/0	-	_	P167	J4	AV10	J4
1/0	-	-	P168	F1	AT8	H1
1/0	-	P143	P169	G2	AT10	H2
1/0	-	P144	P170	G3	AP10	НЗ
1/0	P111	P145	P171	F2	AP12	H4
1/0	P112	P146	P172	E2	AR9	G2
1/0	-	-	-	-	AU9	G3
1/0	-	-	-	-	AV8	F1
GND	-	-	-	GND*	GND*	GND*
VCC	P113	- P147	P173	VCC*	VCC*	VCC*
I/O (D1) I/O (RCLK, RDY/BUSY)	P113	P147	P173	G4	AW7	F2
1/O	F114	F 140	F 174	D1	AW5	F3
1/0				C1	AV6	E1
1/0		_		D2	AR7	E3
1/0	-	-	-	F4	AV4	D1
1/0	P115	P149	P175	E3	AN9	E4
1/0	P116	P150	P176	C2	AW1	D2
I/O (D0, DIN)	P117	P151	P177	D3	AP6	C2
I/O, GCK6 (DOUT)	P118	P152	P178	E4	AU3	D3
CCLK	P119	P153	P179	C3	AR5	D4
VCC	P120	P154	P180	VCC*	VCC*	VCC*
O, TDO	P121	P159	P181	D4	AN7	C4
GND	P122	P160	P182	GND*	GND*	GND*
I/O (A0, WS)	P123	P161	P183	B3	AT4	B3
I/O, GCK7 (A1)	P124	P162	P184	C4	AV2	D5
1/0	P125	P163	P185	D5	AM8	B4
1/0	P126	P164	P186	A3	AL7 AR3	C5
I/O I/O	-	-	-	C5 B4	AR3	B5 C6
I/O (CS1,A2)	P127	P165	P187	D6	AK6	A5
I/O (A3)	P128	P166	P188	C6	AN3	D7
1/0	1 120	1 100	1 100	B5	AM6	B6
1/0	-	-	-	A4	AM2	A6
VCC	-	-	-	VCC*	VCC*	VCC*
GND	-	-	-	GND*	GND*	GND*
1/0	-	-	P189	C7	AL3	D8
I/O	-	-	P190	В6	AH6	C7
1/0	P129	P167	P191	A 6	AP2	B7
1/0	P130	P168	P192	D8	AK4	D9
1/0	-	-	-	C8	AN1	B8
1/0	-	-	-	-	AK2	A8
1/0	-	P169	P193	B7	AG5	D10
1/0	-	P170	P194	A7	AF6	C9
1/0	-	-	P195 -	D9	AL5 AJ3	B9
I/O GND	- P131	- P171	P196	C9 GND*	GND*	C10 GND*
1/0	P131	P171	P196	B8	AH2	B10
1/0	P133	P173	P198	D10	AE5	A10
1/0	-	-	P199	C10	AM4	C11
1/0	-	-	P200	B9	AD6	D12
VCC	-	-	P201	VCC*	VCC*	VCC*
1/0	-	-	_	A 9	AG3	B11
1/0	-	-	-	D11	AG1	C12
1/0	-	-	-	C11	AC5	C13
1/0	-	-	-	B10	AE1	A12
1/0	-	-	-	B11	AH4	D14
I/O	-	-	-	A11	AB6	B13
GND	-	-	-	GND*	GND*	GND*
VCC	- P134	- P174	- P202	VCC* D12	VCC*	VCC*
I/O (A4)	P134	P174 P175	P202	C12	AD2 AB4	C14 A13
I/O (A5)	- 133	P175	P203	B12	AE3	B14
1/0	P136	P177	P206	A12	AC1	D15
I/O (A21)	P137	P178	P207	C13	AD4	C15
I/O (A20)	P138	P179	P208	B13	AA5	B15
1/0	-	-	-	-	AB2	A15
		 				
1/0	-	-	-	-	AC3	C16
	- P139	- P180	- P209	- A13	AA3	B16

XC4044XL	HQ	HQ	HQ	BG	PG	BG
Pad Name	160	208	240	352	411	432
GND	P141	P182	P211	GND*	GND*	GND*

6/18//97

Additional XC4044XL Package Pins

HQ208

Not Connected Pins							
P1	P3	P51	P52	P53	P54	P102	
P104	P105	P107	P155	P156	P157	P158	
P206	P207	P208	-	-	-	-	
5/29/97							

HQ240

1102-10						
GND Pins						
P204	P219	-	-	-	-	-

5/29/97

Note: These pins may be Not Connected for this device revision, however for compatability with other devices in this package, these pins should be tied to GND.

BG352

VCC Pins							
A10	A17	B2	B25	D7	D13	D19	
G23	H4	K1	K26	N23	P4	U1	
U26	W23	Y4	AC8	AC14	AC20	AE2	
AE25	AF10	AF17	-	-	-	-	
GND Pins							
A1	A2	A 5	A8	A14	A19	A22	
A25	A26	B1	B26	E1	E26	H1	
H26	N1	P26	W1	W26	AB1	AB26	
AE1	AE26	AF1	AF2	AF5	AF8	AF13	
AF19	AF22	AF25	AF26	-	-	-	
6/13/97							

PG411

VCC Pins									
A 3	A11	A21	A31	C39	D6	F36			
J1	L39	W1	AA39	AJ1	AL39	AP4			
AT34	AU1	AW9	AW19	AW29	AW37	-			
	GND Pins								
A 9	A19	A29	A37	C1	D14	D20			
D26	D34	F4	J39	L1	P4	P36			
W 39	Y4	Y36	AA1	AF4	AF36	AJ39			
AL1	AP36	AT6	AT14	AT20	AT26	AU39			
AW3	AW11	AW21	AW31	-	-	-			
		Not	Connected	Pins	•				
A13	B6	B34	C25	C33	D12	E7			
E23	E37	F2	G5	H34	L35	N3			
P38	R3	AF2	AF38	AJ5	AL35	AN5			
AP8	AR37	AT2	AU5	AU13	AU15	AU25			
AU37	AV26	AV34	AW35	-	-	-			

6/2/97

^{*} Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the associated package. They have no direct connection to any specific package pin.



VCC Pins						
A1	A11	A21	A31	C3	C29	D11
D21	L1	L4	L28	L31	AA1	AA4
AA28	AA31	AH11	AH21	AJ3	A J29	AL1
AL11	AL21	AL31	-	-	-	-
			GND Pins			
A2	A 3	A7	A 9	A14	A18	A23
A25	A 29	A30	B1	B2	B30	B31
C1	C31	D16	G1	G31	J1	J31
P1	P31	T4	T28	V1	V31	AC1
AC31	AE1	AE31	AH16	AJ1	AJ31	AK1
AK2	AK30	AK31	AL2	AL3	AL7	AL9
AL14	AL18	AL23	AL25	AL29	AL30	
		Not	Connected	Pins		
A4	A28	B12	B21	C8	D6	D13
D20	D26	E2	F4	F28	F29	MЗ
M4	M28	M30	W 1	W28	Y1	Y31
AE4	AF29	AF30	AG1	AH6	A H19	AJ5
AJ12	AJ20	AJ26	AK11	AK27	-	-
5/29/97						

Pin Locations for XC4052XL Devices

(Note: XC4052XL is also available in the HQ304 package. The pinout is identical to the XC4036XL in HQ304.)

XC4052XL	HQ	PG	BG	BG
Pad Name	240	411	432	560
VCC	P212	VCC*	VCC*	VCC*
I/O (A8)	P213	W3	D17	A17
I/O (A 9)	P214	Y2	A17	B18
1/0	-	V2	C17	C18
1/0	-	W 5	B17	E18
GND	-	GND*	GND*	GND*
I/O (A19)	P215	V4	C18	C19
I/O (A18)	P216	T2	D18	D19
1/0	P217	U1	B18	E19
I/O	P218	V 6	A19	B20
I/O (A10)	P220	U3	B19	C20
I/O (A11)	P221	R1	C19	D20
vcc	-	VCC*	VCC*	VCC*
GND	-	GND*	GND*	GND*
1/0	-	U5	D19	A21
1/0	-	T4	A20	E20
1/0	-	P2	B20	B21
1/0	-	N1	C20	C21
1/0	<u> </u>	R3	B21	D21
1/0	-	N3	D20	B22
GND	-	GND*	GND*	GND*
I/O	-	R5	C21	C23
1/0	-	M2	A22	E22
VCC	P222	VCC*	VCC*	VCC*
1/0	P223	L3	B22	B24
I/O	P224	T6	C22	D23
I/O	P225	N5	B23	C24
I/O	P226	M4	A24	A25
GND	P227	GND*	GND*	GND*
I/O	-	K2	D22	E23
1/0	_	K4	C23	B25
I/O	P228	P6	B24	D24
I/O	P229	M6	C24	C25
GND	-	GND*	GND*	GND*
1/0	_	L5	D23	E25
1/0	_	J5	B25	C27
1/0	P230	J3	A26	D26
1/0	P231	H2	C25	B28
I/O (A12)	P232	H4	D24	B29
I/O (A12)	P233	G3	B26	E26

XC4052XL Pad Name	HQ 240	PG 411	BG 432	BG 560
GND	-	GND*	GND*	GND*
VCC	-	VCC*	VCC*	VCC*
1/0	-	K6	A 27	C28
1/0	-	G1	D25	D27
1/0	-	E1	C26	B30
1/0	-	E3	B27	C29
1/0	-	F2	A 28	E27
1/0	-	G5	D26	A31
GND	-	GND*	GND*	GND*
1/0	P234	J7	C27	D28
1/0	P235	H6	B28	C30
1/0	P236	C3	D27	D29
1/0	P237	D2	B29	E28
I/O (A14)	P238	E5	C28	D30
I/O, GCK8 (A15)	P239	G7	D28	E29
VCC	P240	VCC*	VCC*	VCC*
GND	P1	GND*	GND*	GND*
I/O, GCK1 (A16)	P2	H8	D29	B33
I/O (A17)	P3	F6	C30	F29
1/0	P4	B4	E28	E30
1/0	P5	D4	E29	D31
I/O, TDI	P6	B2	D30	F30
I/O, TCK	P7	G9	D31	C33
GND	-	GND*	GND*	GND*
1/0	-	E7	F28	G29
1/0	-	B6	F29	E31
1/0	-	F8	E30	D32
1/0	-	C5	E31	G30
1/0	-	A 7	G28	F31
1/0	-	A 5	G29	H29
vcc	-	VCC*	VCC*	VCC*
GND	-	GND*	GND*	GND*
1/0	-	C7	F30	H30
1/0	-	D8	F31	G31
1/0	P8	B8	H28	J29
1/0	P9	C9	H29	F33
1/0	P10	E9	G30	G32
1/0	P11	F12	H30	J30
GND	-	GND*	GND*	GND*
1/0	P12	D10	J28	K30
1/0	P13	B10	J29	H33
1/0	-	F10	H31	L29
1/0	-	F14	J30	K31
GND	P14	GND*	GND*	GND*
1/0	P15	C11	K28	L30



XC4052XL	HQ	PG	BG	BG
Pad Name	240	411	432	560
1/0	P16	B12	K29	K32
I/O, TMS	P17	E11	K30	J33
1/0	P18	E15	K31	M29
VCC	P19	VCC*	VCC*	VCC*
1/0	P20 P21	F16 C13	L29 L30	L32 M31
GND		GND*	GND*	GND*
1/0	-	A13	M30	N29
1/0	-	D12	M28	L33
1/0	-	B14	M29	M32
1/0	-	E17	M31	P29
1/0	-	E13	N31	P30
1/0	-	A15	N28	N33
GND VCC	P22	GND*	GND*	GND*
1/0	-	VCC* F18	VCC* N29	VCC*
1/0	+ -	C15	N30	P32
1/0	-	B16	P30	R29
1/0	-	D16	P28	R30
1/0	P23	D18	P29	R31
1/0	P24	A17	R31	R33
GND	-	GND*	GND*	GND*
1/0	P25	E19	R30	T31
1/0	P26	B18	R28	T29
1/0	P27	C17	R29	U32
I/O GND	P28 P29	C19 GND*	T31 GND*	U31 GND*
VCC	P30	VCC*	VCC*	VCC*
1/0	P31	F20	T30	U29
1/0	P32	B20	T29	U30
1/0	P33	C21	U31	V31
1/0	P34	B22	U30	V 29
GND	-	GND*	GND*	GND*
1/0	P35	E21	U28	V30
1/0	P36	D22	U29	W33
1/0	-	A23 B24	V30 V29	W31 W30
1/0	-	C23	V29 V28	W29
1/0	+ -	F22	W31	Y32
VCC	-	VCC*	VCC*	VCC*
GND	P37	GND*	GND*	GND*
1/0	-	A25	W 30	Y31
1/0	-	D24	W 29	Y30
1/0	-	E23	W28	AA32
1/0	-	C25	Y31	AA31
1/0	-	B26 A 27	Y30 Y29	AA30 AB32
GND	+ -	GND*	GND*	GND*
1/0	P38	C27	Y28	AA29
1/0	P39	F24	AA30	AB31
VCC	P40	VCC*	VCC*	VCC*
1/0	P41	E25	AA 29	AC31
1/0	P42	E27	AB31	AB29
1/0	P43	B28	AB30	AD32
I/O	P44	C29	AB29	AC30
GND I/O	P45	GND* F26	GND* AB28	GND* AD31
1/0	+ -	D28	AC30	AE33
1/0	P46	B30	AC29	AC29
1/0	P47	E29	AC28	AE32
GND	-	GND*	GND*	GND*
1/0	-	D30	AD31	AG33
1/0	-	D32	AD30	A H33
1/0	P48	F28	AD29	AE29
1/0	P49	F30	AD28	AG31
1/0	P50	C31	AE30	AF30
I/O GND	P51	E31 GND*	AE29 GND*	AH32 GND*
VCC	-	VCC*	VCC*	VCC*
1/0	-	B32	AF31	AJ32
["`		ا ا	1 11 31	11002

XC4052XL Pad Name	HQ 240	PG 411	BG 432	BG 560
1/0	-	A33	AE28	AF29
I/O	-	C33	AF30	AH31
1/0	-	B34	AF29	AG30
1/0	P52	A35	AG31	AK32
I/O	P53	F32	AF28	AJ31
GND	-	GND*	GND*	GND*
I/O	-	C35	AG30	AG29
1/0	-	B38	AG29	AL33
1/0	P54	E33	A H31	A H30
1/0	P55	G31	AG28	AK31
1/0	P56	H32	A H30	A J30
I/O, GCK2	P57	B36	AJ30	A H29
O (M1)	P58	A39	A H29	AK30
GND	P59	GND*	GND*	GND*
I (M0)	P60	E35	AH28	AJ29
VCC	P61	VCC*	VCC*	VCC*
I (M2)	P62	G33	AJ28	AN32
I/O, GCK3	P63	D36	AK29	AJ28
I/O (HDC)	P64	C37	AH27	AK29
1/0	P65	F34	AK28	AL30
1/0	P66	J33	AJ27	AK28
1/0	P67	D38	AL28	AM31
I/O (LDC)	P68	G35	AH26	AJ27
GND	-	GND*	GND*	GND*
1/0	-	E37	AK27	AN31
1/0	-	H34	AJ26	AL29
1/0	-	E39	AL27	AK27
1/0		K34	AH25	AL28
1/0	-	F38	AK26	AJ26
1/0		G37	AL26	AM30
VCC	-	VCC*	VCC*	VCC*
GND	-	GND*	GND*	GND*
1/0	P69	H38	AH24	AM29
1/0	P70	J37	AJ25	AK26
1/0	P71	G39	AK25	AL27
1/0	P72	M34	AJ24	AJ25
1/0	-	K36	AH23	AN29
I/O	-	K38	AK24	AN28
GND	- D70	GND* N35	GND* AL24	GND* AL25
I/O I/O	P73	P34	AL24 AH22	AL25 AJ23
1/0		J35	AH22 AJ23	AJ23 AN26
1/0		L37	AK23	AL24
GND	P75	GND*	GND*	GND*
1/0	P76	M38	AJ22	AK23
1/0	P77	R35	AK22	AN25
1/0	P78	H36	AL22	AJ22
1/0	P79	T34	AJ21	AL23
VCC	P80	VCC*	VCC*	VCC*
1/0	P81	N37	AH20	AM24
1/0	P82	N39	AK21	AK22
GND	-	GND*	GND*	GND*
1/0	-	P38	AJ20	AK21
1/0		L35	AH19	AM22
1/0	-	U35	AH19 AK20	AJ20
1/0		R39	AJ19	AL21
1/0	-	M36	AL20	AN21
1/0	 	V34	AL20 AH18	AK20
GND	P83	GND*	GND*	GND*
VCC	- 100	VCC*	VCC*	VCC*
1/0	-	R37	AK19	AL20
1/0	 	T38	AJ18	AJ19
1/0	P84	T36	AL19	AM20
1/0	P85	V36	AK18	AK19
1/0	P86	U37	AH17	AL19
1/0	P87	U39	AJ17	AN19
GND	1 57	GND*	GND*	GND*
1/0	- -	W35	AK17	AL18
1/0		AC39	AL17	AM18
1/0	P88	V38	AJ16	AK17
	1 100	1 ,00	1 730	7.0.5.17



XC4052XL Pad Name	HQ 240	PG 411	BG 432	BG 560
I/O (INIT)	P89	W37	432 AK16	AJ17
VCC	P90	VCC*	VCC*	VCC*
GND	P91	GND*	GND*	GND*
1/0	P92	Y34	AL16	AL17
1/0	P93	AC37	AH15	AM17
1/0	-	Y38	AL15	AN17
1/0	-	AA 37	A J15	AK16
GND	-	GND*	GND*	GND*
1/0	P94	AB38	AK15 AJ14	AM16
1/0	P95 P96	AD36 AA35	AJ14 AH14	AL15 AK15
1/0	P97	AE37	AK14	AJ15
1/0		AB36	AL13	AN15
1/0	-	AD38	AK13	AM14
VCC	-	VCC*	VCC*	VCC*
GND	P98	GND*	GND*	GND*
1/0	-	AB34	AJ13	AL14
1/0	-	AE39	AH13	AK14
1/0	-	AM36	AL12	AJ14
1/0	-	AC35	AK12	AN13 AM13
1/0	-	AL35 AF38	AJ12 AK11	AM13
GND		GND*	GND*	GND*
1/0	P99	AG39	AH12	AK12
1/0	P100	AG37	AJ11	AN11
VCC	P101	VCC*	VCC*	VCC*
1/0	P102	AD34	AL10	AJ12
1/0	P103	AN39	AK10	AL11
1/0	P104	AE35	A J10	AK11
1/0	P105	AH38	AK9	AM10
GND	P106	GND*	GND*	GND*
1/0	-	AJ37 AG35	AL8 AH10	AL10 AJ11
1/0	P107	AF34	AJ9	AN9
1/0	P108	AH36	AK8	AK10
GND	-	GND*	GND*	GND*
1/0	-	AK38	AJ8	AN7
1/0	-	AP38	AH9	A J9
1/0	P109	AK36	AK7	AL7
1/0	P110	AM34	AL6	AK8
1/0	P111	AH34	AJ7	AN6
I/O GND	P112	AJ35 GND*	AH8 GND*	AM6 GND*
VCC	-	VCC*	VCC*	VCC*
1/0	_	AL37	AK6	AJ8
1/0	-	AT38	AL5	AL6
1/0	P113	AM38	AH7	AK7
1/0	P114	AN37	AJ6	AM5
1/0	-	AK34	AK5	AM4
1/0	-	AR39	AL4	A J7
GND	-	GND*	GND*	GND*
1/0	-	AR37	AH6	AL5
1/0	P115	AU37 AN35	AJ5 AK4	AK6 AN3
1/0	P116	AL33	AH5	AK5
1/0	P117	AV38	AK3	AJ6
I/O, GCK4	P118	AT36	AJ4	AL4
GND	P119	GND*	GND*	GND*
DONE	P120	AR35	AH4	AJ5
VCC	P121	VCC*	VCC*	VCC*
PROGRAM	P122	AN33	AH3	AM1
I/O (D7)	P123	AM32	AJ2	AH5
I/O, GCK5	P124	AP34	AG4	AJ4
1/0	P125 P126	AW39 AN31	AG3 AH2	AK3 AH4
1/0	- 7126	AV36	AH2 AH1	AH4 AL1
1/0	-	AR33	AF4	AG5
GND	-	GND*	GND*	GND*
1/0	P127	AP32	AF3	AJ3
1/0	P128	A U35	AG2	AK2
	•	-	-	-

XC4052XL	HQ	PG	BG	BG
Pad Name	240	411	432	560
1/0	-	AV34 AW35	AG1 AE4	AG4 AH3
1/0		AW33	AE3	AF5
1/0	-	AU33	AF2	AJ2
VCC	-	VCC*	VCC*	VCC*
GND	-	GND*	GND*	GND*
I/O (D6)	P129	AV32	AF1	AJ1
1/0	P130	AU31	A D4	AF4
1/0	P131	AR31	AD3	AG3
1/0	P132	AP28	AE2	AE5
I/O I/O	-	AP30 AT30	AD2 AC4	AH1 AF3
GND	-	GND*	GND*	GND*
1/0	P133	AT32	AC3	AE3
1/0	P134	AV30	AD1	AC5
1/0	-	AR29	AC2	AE1
1/0	-	A P26	AB4	AD3
GND	P135	GND*	GND*	GND*
1/0	P136	AU29	AB3	AC4
I/O I/O	P137 P138	AV28 AT28	AB2 AB1	AD2 AB5
1/0	P138	AR25	AA3	AC3
VCC	P139	VCC*	VCC*	VCC*
I/O (D5)	P141	AP24	AA2	AA5
I/O (CS0)	P142	AU27	Y2	AB3
GND	-	GND*	GND*	GND*
1/0	-	AR27	Y4	AB2
1/0	-	AW27	Y3	AA4
1/0	-	AU25	Y1	AA3
1/0	-	AV26	W1	Y5
I/O I/O	-	AT24 AR23	W4 W3	Y3 Y2
GND	P143	GND*	GND*	GND*
VCC	-	VCC*	VCC*	VCC*
1/0	-	AW25	W2	W 5
I/O	-	AW23	V2	W4
1/0	-	AP22	V4	W 3
1/0	-	AV24	V3	W1
1/0	P144	AU23	U1	V3
I/O GND	P145 -	AT22 GND*	U2 GND*	V5 GND*
1/0	P146	AR21	U4	V4
1/0	P147	AV22	U3	V2
I/O (D4)	P148	AP20	T1	U5
1/0	P149	AU21	T2	U4
VCC	P150	VCC*	VCC*	VCC*
GND	P151	GND*	GND*	GND*
I/O (D3)	P152	AU19	T3	U3
I/O (RS) I/O	P153 P154	AV20 AV18	R1 R2	T2 T4
1/0	P154	AR19	R4	R1
GND	-	GND*	GND*	GND*
1/0	P156	AT18	R3	R3
1/0	P157	AW17	P2	R4
1/0	-	AV16	P3	R5
1/0	-	AP18	P4	P2
1/0	-	AU17	N1	P3
1/0	-	AW15	N2	P4
VCC GND	- P158	VCC* GND*	VCC* GND*	VCC* GND*
I/O		AR17	N3	N1
1/0	-	AT16	N4	P5
1/0	-	AV14	M1	N2
1/0	-	AW13	M2	N3
1/0	-	A U15	М3	N5
1/0	-	AU13	M4	М3
GND		GND*	GND*	GND*
I/O (D2)	P159	AR15	L2	M4
1/0	P160	AP16	L3	L1
VCC	P161	VCC*	VCC*	VCC*



VO 4050VI	1			
XC4052XL Pad Name	HQ 240	PG 411	BG 432	BG 560
1/0	P162	AV12	K1	K2
1/0	P163	AR13	K2	L4
1/0	P164	AU11	K3	J1
1/0	P165	AT12	K4	K3
GND	P166	GND*	GND*	GND*
1/0	+ -	AP14 AR11	J2 J3	L5 J2
1/0	P167	AV10	J3 J4	K4
1/0	P168	AT8	H1	J3
GND		GND*	GND*	GND*
1/0	P169	AT10	H2	G1
1/0	P170	AP10	НЗ	F1
1/0	P171	AP12	H4	J5
1/0	P172	AR9	G2	G3
1/0	-	A U9	G3	H4
1/0	-	AV8	F1	F2
GND	-	GND*	GND*	GND*
VCC	- D470	VCC*	VCC*	VCC*
I/O (D1) I/O (RCLK, RDY/BUSY)	P173	AU7	G4	F3
I/O (RCLK, RDY/BUSY)	P174	AW7 AW5	F2 F3	G4 D2
1/0	-	AV/5	F3 E1	E3
1/0	+ -	AU5	F4	G5
1/0	-	AP8	E2	C1
GND	-	GND*	GND*	GND*
1/0	-	AR7	E3	F4
1/0	-	AV4	D1	D3
1/0	P175	AN9	E4	В3
1/0	P176	AW1	D2	F5
I/O (D0, DIN)	P177	AP6	C2	E4
I/O, GCK6 (DOUT)	P178	AU3	D3	D4
CCLK	P179	AR5	D4	C4
vcc	P180	VCC*	VCC*	VCC*
O, TDO	P181	AN7	C4	E6
GND	P182	GND*	GND*	GND*
I/O (A0, WS)	P183	AT4	B3	D5
I/O, GCK7 (A1)	P184	AV2	D5	A2
1/0	P185 P186	AM8 AL7	B4 C5	D6 A3
1/0		AT2	A4	E7
1/0	+	AN5	D6	C5
GND	-	GND*	GND*	GND*
1/0	-	AR3	B5	B4
1/0	-	AR1	C6	D7
I/O (CS1, A2)	P187	AK6	A 5	C6
I/O (A3)	P188	AN3	D7	E8
1/0	-	AM6	B6	B5
1/0	-	AM2	A 6	A 5
VCC	 -	VCC*	VCC*	VCC*
GND	- D400	GND*	GND*	GND*
I/O I/O	P189	AL3 AH6	D8 C7	D8 C7
1/0	P190 P191	AH6 AP2	B7	E9
1/0	P191	AK4	D9	£9 A 6
1/0		AN1	B8	B7
1/0	-	AK2	A8	D9
GND	+ -	GND*	GND*	GND*
1/0	P193	AG5	D10	E11
1/0	P194	A F6	C9	A 9
1/0	P195	AL5	B9	C10
1/0	-	AJ3	C10	D11
GND	P196	GND*	GND*	GND*
1/0	P197	AH2	B10	B10
1/0	P198	AE5	A10	E12
1/0	P199	AM4	C11	C11
1/0	P200	AD6	D12	B11
VCC	P201	VCC*	VCC*	VCC*
1/0	-	AG3	B11	D12
I/O GND	-	AG1 GND*	C12 GND*	A11 GND*
CUID		L GIND	L GIND	L GIAD

XC4052XL Pad Name	HQ 240	PG 411	BG 432	BG 560
1/0	-	AF2	D13	C13
1/0	-	AJ5	B12	E14
1/0	-	AC5	C13	A13
1/0	-	AE1	A12	D14
1/0	-	AH4	D14	C14
1/0	-	AB6	B13	B14
GND	-	GND*	GND*	GND*
VCC	-	VCC*	VCC*	VCC*
I/O (A4)	P202	AD2	C14	E15
I/O (A5)	P203	AB4	A13	D15
1/0	P205	AE3	B14	C15
1/0	P206	AC1	D15	A15
I/O (A21)	P207	AD4	C15	C16
I/O (A20)	P208	AA5	B15	E16
GND	-	GND*	GND*	GND*
1/0	-	AB2	A15	B17
1/0	-	AC3	C16	C17
I/O (A6)	P209	AA3	B16	E17
I/O (A7)	P210	Y6	A 16	D17
GND	P211	GND*	GND*	GND*

6/20/97

Additional XC4052XL Package Pins

HQ240						
GND Pins						
P204	P219	-	-	-	-	-
6/3/97						

Note: These pins may be Not Connected for this device revision, however for compatability with other devices in this package, these pins should be tied to GND.

PG411

	VCC Pins						
A 3	A11	A 21	A31	C39	D6	F36	
J1	L39	W1	AA 39	AJ1	AL39	AP4	
AT34	AU1	AW9	AW19	AW29	AW37	-	
	GND Pins						
A 9	A 19	A 29	A 37	C1	D14	D20	
D26	D34	F4	J39	LI	P4	P36	
W39	Y4	Y36	AA1	AF4	AF36	AJ39	
AL1	AP36	A T6	AT14	A T20	AT26	AU39	
AW3	AW11	AW21	AW31	-	-	-	

6/3/97

RG	4	3	2

	VCC Pins							
A1	A11	A21	A31	C3	C29	D11		
D21	L1	L4	L28	L31	AA1	AA4		
AA 28	AA31	AH11	AH21	AJ3	A J29	AL1		
AL11	AL21	AL31	-	-	-	-		
			GND Pins					
A 2	A 3	A 7	A 9	A14	A18	A23		
A25	A 29	A30	B1	B2	B30	B31		
C1	C31	D16	G1	G31	J1	J31		
P1	P31	T4	T28	V1	V31	AC1		
AC31	AE1	AE31	A H16	AJ1	A J31	AK1		
AK2	AK30	AK31	AL2	AL3	AL7	AL9		
AL14	AL18	AL23	AL25	AL29	AL30	-		
Not Connected Pins								
C8	-	-	-	-	-	-		
6/3/97	6/3/97							

^{*} Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the associated package. They have no direct connection to any specific package pin.



PG560						
			VCC Pins	3		
A 4	A10	A 16	A 22	A 26	A 30	B2
B13	B19	B32	C3	C31	C32	D1
D33	E5	H1	K33	M1	N32	R2
T33	V1	W32	AA2	AB33	AD1	AF33
AK1	AK4	AK33	AL2	AL3	AL31	AM2
AM15	AM21	AM32	AN4	AN8	AN12	AN18
AN24	AN30	-	-	-	-	-
			GND Pins	3		
A 7	A12	A14	A 18	A 20	A 24	A 29
A 32	B1	B6	B9	B15	B23	B27
B31	C2	E1	F32	G2	G33	J32
K1	L2	M33	P1	P33	R32	T1
V33	W2	Y1	Y33	AB1	AC32	AD33
AE2	AG1	AG32	AH2	AJ33	AL32	AM3
AM7	AM11	AM19	AM25	AM28	AM33	AN2
AN5	AN10	AN14	AN16	AN20	AN22	AN27
		Not	Connected	Pins		
A 1	A 8	A 19	A23	A 27	A 28	A33
B8	B12	B16	B26	C8	C9	C12
C22	C26	D10	D13	D16	D18	D22
D25	E2	E10	E13	E21	E24	E32
E33	H2	Н3	H5	H31	H32	J4
J31	K5	K29	L3	L31	M2	M5
M30	N4	N30	N31	T3	T5	T30
T32	U1	U2	U33	V32	Y4	Y29
AA1	AA33	AB4	AB30	AC1	AC2	AC33
AD4	AD5	AD29	AD30	AE4	AE30	AE31
AF1	AF2	AF31	AF32	AG2	A J10	AJ13
A J16	AJ18	A J21	AJ24	AK9	AK13	AK18
AK24	AK25	AL8	A L9	AL12	AL16	AL22
AL26	AM8	AM9	AM12	AM23	AM26	AM27
AN1	AN23	AN33	-	-	-	-
6/20/97				•		-

Pin Locations for XC4062XL Devices

(Note: XC4062XL is also available in the HQ304 package. The pinout is identical to the XC4036XL in HQ304.)

XC4062XL Pad Name	HQ240	BG432	PG475	BG560
VCC	P212	VCC*	VCC*	VCC*
I/O (A8)	P213	D17	Y2	A17
I/O (A9)	P214	A17	Y4	B18
1/0	-	C17	W 5	C18
1/0	-	B17	Y6	E18
1/0	-	-	U3	D18
1/0	-	-	W 3	A 19
GND	-	GND*	GND*	GND*
I/O (A19)	P215	C18	W1	C19
I/O (A18)	P216	D18	U5	D19
1/0	P217	B18	W7	E19
1/0	P218	A 19	U7	B20
I/O (A10)	P220	B19	V2	C20
I/O (A11)	P221	C19	V4	D20
VCC	-	VCC*	VCC*	VCC*
GND	-	GND*	GND*	GND*
I/O	-	D19	V 6	A 21
1/0	-	A 20	R1	E20
1/0	-	B20	T6	B21
1/0	-	C20	R3	C21
1/0	-	B21	R5	D21
1/0	-	D20	T4	B22
GND	-	GND*	GND*	GND*
1/0	-	C21	P2	C23
1/0	-	A 22	N1	E22
VCC	P222	VCC*	VCC*	VCC*
1/0	P223	B22	N3	B24

XC4062XL Pad Name	HQ240	BG432	PG475	BG560
1/0	P224	C22	P4	D23
1/0	P225	B23	R7	C24
1/0	P226	A24	M2	A25
GND	P227	GND*	GND*	GND*
1/0	-	D22	M4	E23
1/0	-	C23	L3	B25
1/0	P228	B24	N5	D24
1/0	P229	C24	K2	C25
1/0	-	-	L5	B26
1/0	-	-	J1	E24
GND	-	GND*	GND*	GND*
1/0	-	D23	M6	E25
1/0	-	B25	K4	C27
1/0	P230	A 26	J3	D26
1/0	P231	C25	J5	B28
I/O (A12)	P232	D24	H2	B29
I/O (A13)	P233	B26	G1	E26
GND	-	GND*	GND*	GND*
VCC	-	VCC*	VCC*	VCC*
1/0	-	A27	L7	C28
1/0	-	D25	K6	D27
1/0	-	C26	E1	B30
1/0	-	B27	H4	C29
1/0	-	A28	G5	E27
1/0	-	D26	F2	A31
GND	-	GND*	GND*	GND*
1/0	P234	C27	H6	D28
1/0	P235	B28	C3	C30
1/0	P236	D27	F4	D29
1/0	P237	B29	C5	E28



XC4062XL		1	1	I
Pad Name	HQ240	BG432	PG475	BG560
I/O (A14)	P238	C28	E3	D30
I/O GCK8 (A15) VCC	P239 P240	D28 VCC*	E5 VCC*	E29 VCC*
GND	P1	GND*	GND*	GND*
I/O. GCK1 (A16)	P2	D29	G7	B33
I/O (A17)	P3	C30	D4	F29
1/0	P4	E28	A 5	E30
1/0	P5	E29	B4	D31
I/O, TDI I/O, TCK	P6	D30	D6	F30 C33
GND	-	D31 GND*	F8 GND*	GND*
1/0	-	F28	B6	G29
I/O	-	F29	E7	E31
1/0	-	E30	D8	D32
1/0	-	E31	G9	G30
I/O I/O	-	G28 G29	E9 A 7	F31 H29
VCC	-	VCC*	VCC*	VCC*
GND	-	GND*	GND*	GND*
1/0	-	F30	B8	H30
1/0	-	F31	C9	G31
1/0	P8	H28	G11	J29
I/O I/O	P9 P10	H29 G30	D10 E11	F33 G32
1/0	P10	H30	A9	J30
GND		GND*	GND*	GND*
1/0	-	-	B10	H32
1/0	-	-	C11	J31
1/0	P12	J28	F12	K30
1/0	P13	J29 H31	D12 A11	H33 L29
1/0	 -	J30	G15	K31
GND	P14	GND*	GND*	GND*
1/0	P15	K28	B12	L30
1/0	P16	K29	E13	K32
I/O, TMS	P17	K30	C13	J33
VCC	P18 P19	K31 VCC*	A13 VCC*	M29 VCC*
1/0	P19 P20	L29	B14	L32
1/0	P21	L30	C15	M31
GND	-	GND*	GND*	GND*
1/0	-	M30	G17	N29
1/0	-	M28	F14	L33
I/O I/O	-	M29 M31	D16 D14	M32 P29
1/0	-	N31	A15	P30
1/0	-	N28	C17	N33
GND	P22	GND*	GND*	GND*
VCC	-	VCC*	VCC*	VCC*
1/0	-	N29 N30	D18	P31
1/0	-	P30	B18 F16	P32 R29
1/0	-	P28	G19	R30
1/0	P23	P29	E17	R31
1/0	P24	R31	E19	R33
GND	-	GND*	GND*	GND*
1/0	P25	R30	A19	T31
1/0	P26	R28	F18 C19	T29 T30
1/0	-	-	D20	T32
1/0	P27	R29	F20	U32
1/0	P28	T31	B20	U31
GND	P29	GND*	GND*	GND*
VCC	P30	VCC*	VCC*	VCC*
1/0	P31	T30	C21	U29
1/0	P32	T29 -	A21 D22	U30 U33
1/0	-	-	B22	V32
1/0	P33	U31	E23	V31
1/0	P34	U30	F22	V 29

XC4062XL Pad Name	HQ240	BG432	PG475	BG560
GND	-	GND*	GND*	GND*
/0	P35	U28	C23	V30
/0	P36	U29	F24	W33
/O	-	V30	A23	W31
/O	-	V29	E25	W 30
/O	-	V28	G23	W 29
/O	-	W31	B24	Y32
VCC	-	VCC*	VCC*	VCC*
GND	P37	GND*	GND*	GND*
1/0	-	W30	D24	Y31
/0	-	W29	C25	Y30
/0	-	W28	D28	AA32
/O	_	Y31	A27	AA31
1/0	-	Y30	E29	AA 30
/0	_	Y29	C27	AB32
GND	<u> </u>	GND*	GND*	GND*
I/O	P38	Y28	G25	AA29
<u>/O </u>	P39	AA30	D26	AB31
VCC	P40	VCC*	VCC*	VCC*
<u>/O</u>	P41	AA29	F26	AC31
/0	P42	AB31	B28	AB29
/0	P43	AB30	D30	AD32
/0	P44	AB29	A29	AC30
GND	P45	GND*	GND*	GND*
/O	-	AB28	C29	AD31
/0	-	AC30	G27	AE33
/0	P46	AC29	F30	AC29
/O	P47	AC28	B30	AE32
/0	-	-	E31	AD30
/0	_		C31	AE31
GND		GND*	GND*	GND*
/O	+ -	AD31	F28	AG33
/O //O				
	- D40	AD30	D32	AH33
/0	P48	AD29	B32	AE29
/0	P49	AD28	G31	AG31
/0	P50	AE30	A33	AF30
/0	P51	A E29	C33	AH32
GND	-	GND*	GND*	GND*
VCC	-	VCC*	VCC*	VCC*
/0	-	AF31	B34	A J32
/0	-	AE28	A35	A F29
/0	-	AF30	E33	AH31
/0	-	AF29	D34	AG30
/0	P52	AG31	D36	AK32
/O	P53	AF28	B36	AJ31
GND		GND*	GND*	GND*
/O	_	AG30	F34	AG29
/O	+ -	AG29	D38	AL33
/O	P54	AH31	C37	AL33
/O	P55	AG28	G37	AK31
<u>/O</u>	P56	AH30	B38	AJ30
/O, GCK2	P57	AJ30	F38	AH29
O (M1)	P58	AH29	A39	AK30
GND	P59	GND*	GND*	GND*
(M0)	P60	AH28	E35	A J29
VCC	P61	VCC*	VCC*	VCC*
(M2)	P62	AJ28	G33	AN32
/O, GCK3	P63	AK29	J37	A J28
/O (HDC)	P64	A H27	G35	AK29
<i>1</i> 0 `	P65	AK28	K36	AL30
/O	P66	AJ27	C39	AK28
/O	P67	AL28	K38	AM31
/O (LDC)	P68	AH26	C41	AJ27
GND	-	GND*	GND*	GND*
	-		D40	
<u>/O</u>		AK27		AN31
<u>/O</u>	-	AJ26	L37	AL29
<u>/O</u>	-	AL27	H36	AK27
/0	-	AH25	M36	AL28
/0	-	AK26	J35	A J26
/0	-	AL26	E41	AM30



XC4062XL Pad Name	HQ240	BG432	PG475	BG560
VCC	-	VCC*	VCC*	VCC*
GND	-	GND*	GND*	GND*
1/0	P69	AH24	F40	AM29
1/0	P70	AJ25	H38	AK26
1/0	P71	AK25	N37	AL27
1/0	P72	AJ24	L35	AJ25
I/O I/O	-	AH23 AK24	R35 G41	AN29 AN28
GND	-	GND*	GND*	GND*
1/0	-	- GIVD	H40	AM26
1/0	_	_	P38	AK24
1/0	P73	AL24	J39	AL25
1/0	P74	AH22	R37	AJ23
1/0	-	AJ23	J41	AN26
1/0	-	AK23	K40	AL24
GND	P75	GND*	GND*	GND*
1/0	P76	AJ22	L39	AK23
I/O I/O	P77 P78	AK22 AL22	M38 T36	AN25 AJ22
1/0	P78	ALZZ AJ21	M40	AJ22 AL23
VCC	P80	VCC*	VCC*	VCC*
1/0	P81	AH20	N39	AM24
1/0	P82	AK21	N41	AK22
GND	-	GND*	GND*	GND*
1/0	-	AJ20	P40	AK21
1/0	-	A H19	T38	AM22
1/0	-	AK20	U35	A J20
1/0	-	A J19	U37	AL21
I/O	-	AL20	R39	AN21
I/O GND	- D00	AH18 GND*	R41 GND*	AK20 GND*
VCC	P83	VCC*	VCC*	VCC*
1/0	-	AK19	V36	AL20
1//0	-	AJ18	U39	AJ19
1/0	P84	AL19	V38	AM20
1/0	P85	AK18	V40	AK19
1/0	P86	A H17	W 37	AL19
1/0	P87	AJ17	W35	AN19
GND		GND*	GND*	GND*
1/0	-	-	W41	AJ18
I/O I/O	-	AK17	Y36 W39	AK18 AL18
1/0	+	AL17	AB36	AM18
1/0	P88	AJ16	Y40	AK17
I/O (ĪNĪT)	P89	AK16	Y38	A J17
vcc	P90	VCC*	VCC*	VCC*
GND	P91	GND*	GND*	GND*
1/0	P92	AL16	AA 39	AL17
1/0	P93	AH15	AB38	AM17
1/0	-	AL15	AB40	AN17
1/0	-	AJ15	AC37	AK16
I/O I/O	-	-	AC39 AC41	AJ16 AL16
GND	-	GND*	GND*	GND*
1/0	P94	AK15	AD36	AM16
1/0	P95	AJ14	AC35	AL15
1/0	P96	AH14	AE37	AK15
1/0	P97	AK14	AD40	AJ15
1/0	-	AL13	AD38	AN15
1/0	-	AK13	AE39	AM14
VCC	-	VCC*	VCC*	VCC*
GND	P98	GND*	GND*	GND*
1/0	-	AJ13	AG41	AL14
1/0	-	AH13	AG39	AK14
I/O I/O	-	AL12 AK12	AG37 AE35	AJ14 AN13
1/0	-	AK12 AJ12	AE35 AH38	AM13
1/0	-	AK11	AF38	AL13
GND	-	GND*	GND*	GND*
1/0	P99	AH12	AF36	AK12

XC4062XL Pad Name	HQ240	BG432	PG475	BG560
I/O	P100	AJ11	A H40	AN11
VCC	P101	VCC*	VCC*	VCC*
1/0	P102	AL10	AJ41	AJ12
I/O I/O	P103 P104	AK10 AJ10	AJ39 AJ37	AL11 AK11
1/0	P105	AK9	AG35	AM10
GND	P106	GND*	GND*	GND*
1/0	-	AL8	AK40	AL10
I/O	-	A H10	AK38	A J11
I/O	P107	AJ9	AL37	AN9
1/0	P108	AK8	AL39	AK10
1/0	-	-	AM38	AM9
I/O GND	-	GND*	AM40 GND*	AL9 GND*
1/0	-	AJ8	AN41	AN7
1/0	-	AH9	AM36	AJ9
1/0	P109	AK7	AK36	AL7
I/O	P110	AL6	AU41	AK8
I/O	P111	A J7	AN39	AN6
1/0	P112	AH8	AP40	AM6
GND	-	GND*	GND*	GND*
VCC	-	VCC*	VCC*	VCC*
<u>I/O</u> I/O	-	AK6 AL5	AR41 AL35	AJ8 AL6
1/0	P113	ALS AH7	AU40	AK7
1/0	P114	AJ6	AN37	AM5
1/0	-	AK5	AT38	AM4
1/0	-	AL4	AP38	A J7
GND	-	GND*	GND*	GND*
1/0	-	AH6	A T40	AL5
1/0		AJ5	AW39	AK6
I/O I/O	P115 P116	AK4 AH5	AP36 AU37	AN3 AK5
1/0	P116	AK3	A037 AR37	ANS AJ6
I/O, GCK4	P118	AJ4	AU39	AL4
GND	P119	GND*	GND*	GND*
DONE	P120	AH4	AR35	AJ5
VCC	P121	VCC*	VCC*	VCC*
PROGRAM	P122	AH3	AN35	AM1
I/O (D7)	P123	AJ2	AU35	AH5
I/O, GCK5	P124	AG4	AV38 AT34	AJ4 AK3
I/O I/O	P125 P126	AG3 AH2	BA39	AH4
1/0	-	AH1	AU33	AL1
1/0	-	AF4	AY38	AG5
GND	-	GND*	GND*	GND*
I/O	P127	AF3	AV36	AJ3
1/0	P128	AG2	AR31	AK2
1/0	-	AG1	AR33	AG4
1/0	-	AE4	AV32	AH3
I/O I/O	-	AE3 AF2	BA37 AY36	AF5 AJ2
VCC	-	VCC*	VCC*	VCC*
GND	-	GND*	GND*	GND*
I/O (D6)	P129	AF1	AV34	AJ1
1/0	P130	A D4	B A 35	AF4
1/0	P131	AD3	AU31	AG3
1/0	P132	AE2	AY34	AE5
1/0	-	AD2	AT30	AH1
I/O GND	-	AC4 GND*	AW33 GND*	AF3 GND*
I/O	-	- GIND	BA33	AF1
1/0	 -	-	AV30	AD4
1/0	P133	AC3	AY32	AE3
1/0	P134	AD1	AU29	AC5
I/O	-	AC2	AW31	AE1
1/0	-	AB4	BA31	AD3
GND	P135	GND*	GND*	GND*
1/0	P136	AB3	AR27	AC4
1/0	P137	AB2	A T28	AD2



XC4062XL	HQ240	BG432	PG475	BG560
Pad Name	P138	AB1	AY30	AB5
1/0	P139	AA3	AV29	AC3
VCC	P140	VCC*	VCC*	VCC*
I/O (D5)	P141	AA2	BA29	AA5
I/O (CS0)	P142	Y2	AY28	AB3
GND	P143	GND*	GND*	GND*
1/0	-	Y4	AR25	AB2
1/0	+ -	Y3	AV28	AA4
1/0	_	Y1	AW27	AA3
1/0		W1	AT26	Y5
1/0	-	W4	AV26	Y3
1/0	-	W3	BA27	Y2
GND	-	GND*	GND*	GND*
VCC	_	VCC*	VCC*	VCC*
1/0	_	W2	AW25	W5
1/0	_	V2	AV24	W4
1/0	_	V4	AU25	W3
1/0	_	V3	AR23	W1
1/0	P144	U1	AT24	V3
1/0	P145	U2	AY24	V5 V5
GND		GND*	GND*	GND*
1/0	P146	U4	BA23	V4
1/0	P147	U3	AU23	V4 V2
1/0	-	-	AU23 AW23	U2
1/0	+ -	-	AVV23	U1
I/O (D4)	P148		AV20 AY22	U5
1/0	P149	T2	AV22	U4
VCC	P150	VCC*	VCC*	VCC*
GND	P151	GND*	GND*	GND*
I/O (D3)	P152	T3	AW21	U3
I/O (BS)	P152	R1	BA21	T2
` '	F100		AU19	T3
1/0	-	-		
1/0	- D4E4	-	AY20	T5
1/0	P154	R2	AU17	T4
1/0	P155	R4	AW19	R1
GND	-	GND*	GND*	GND*
1/0	P156	R3	BA19	R3
1/0	P157	P2	AT16	R4
1/0	-	P3	AR19	R5
1/0	-	P4	AV14	P2
1/0	-	N1	AY18	P3
1/0	-	N2	AV18	P4
VCC	-	VCC*	VCC*	VCC*
GND	P158	GND*	GND*	GND*
1/0	-	N3	A⊤18	N1
1/0	-	N4	AW17	P5
1/0	-	M1	AR15	N2
1/0	-	M2	BA15	N3
1/0	-	M3	AT14	N5
1/0	-	M4	AR17	M3
GND	-	GND*	GND*	GND*
I/O (D2)	P159	L2	AW15	M4
1/0	P160	L3	AV16	L1
VCC	P161	VCC*	VCC*	VCC*
1/0	P162	K1	AY14	K2
1/0	P163	K2	BA13	L4
1/0	P164	K3	AU13	J1
1/0	P165	K4	AW13	K3
GND	P166	GND*	GND*	GND*
1/0	-	J2	AY12	L5
1/0	-	J3	BA11	J2
1/0	P167	J4	AV12	K4
1/0	P168	H1	AT12	J3
1/0	-	-	AW11	H2
1/0	-	-	AY10	K5
GND	-	GND*	GND*	GND*
1/0	P169	H2	B A 9	G1
1/0	P170	Н3	AU11	F1
1/0	P171	H4	AW9	J5
I/O	P172	G2	AV10	G3

XC4062XL Pad Name	HQ240	BG432	PG475	BG560
1/0	-	G3	AY8	H4
1/0	-	F1	BA7	F2
GND	-	GND*	GND*	GND*
VCC	-	VCC*	VCC*	VCC*
I/O (D1)	P173	G4	AV8	F3
/O (RCLK, RDY/BUSY)	P174	F2	AY6	G4
/O		F3	AR11	D2
1/0	<u> </u>	E1	AT8	E3
	-	F4		
1/0	-		AU9	G5
1/0	-	E2	AW5	C1
GND	-	GND*	GND*	GND*
I/O	-	E3	AY4	F4
/0	-	D1	B A 5	D3
/0	P175	E4	AV4	B3
I/O	P176	D2	AR9	F5
I/O (D0, DIN)	P177	C2	AU5	E4
/O, GCK6 (DOUT)	P178	D3	AV6	D4
CCLK	P179	D4	AR5	C4
VCC	P180	VCC*	VCC*	VCC*
O, TDO	P181	C4	AN7	E6
GND	P182	GND*	GND*	GND*
/O (A0, WS)	P183	B3	AR7	D5
I/O, GCK7 (A1)	P184	D5	AW3	A 2
/O	P185	B4	AU3	D6
//O	P186	C5	AW1	A3
/0	1 100	A4	AP6	E7
	-			
/O	-	D6	AV2	C5
GND	-	GND*	GND*	GND*
I/O	-	B5	AT4	B4
/0	-	C6	AN5	D7
/O (CS1, A2)	P187	A 5	AU1	C6
/O (A3)	P188	D7	AM6	E8
/O	-	B6	AT2	B5
/0	<u> </u>	A6	AL7	A5
VCC		VCC*	VCC*	VCC*
	-			
GND		GND*	GND*	GND*
/0	P189	D8	AR1	D8
/0	P190	C7	AP2	C7
/0	P191	B7	AM4	E9
//0	P192	D9	AN3	A 6
I/O	-	B8	AL5	B7
/O	_	A8	AK6	D9
GND	-	GND*	GND*	GND*
I/O		GIND	AN1	D10
	-	-		
/0	-	-	A J5	C9
/0	P193	D10	AM2	E11
/0	P194	C9	AH4	A 9
/0	P195	B9	AL3	C10
/O	-	C10	AK4	D11
GND	P196	GND*	GND*	GND*
/O	P197	B10	AG7	B10
<u>/O </u>	P198	A10	AG5	E12
				C11
<u>/O</u>	P199	C11	AK2	
/0	P200	D12	AJ3	B11
VCC	P201	VCC*	VCC*	VCC*
/0	-	B11	AJ1	D12
/O	-	C12	AF6	A11
GND	-	GND*	GND*	GND*
/O	-	D13	AH2	C13
/O	_	B12	AF4	E14
<u>/O</u>	-	C13	AE7	A13
/0	-	A12	AE5	D14
/0	-	D14	AG3	C14
/O	-	B13	AG1	B14
GND	-	GND*	GND*	GND*
VCC	_	VCC*	VCC*	VCC*
/O (A4)	P202	C14	AD6	E15
/O (A5)	P203	A13	AD4	D15
/0	P205	B14	AE3	C15
I/O	P206	D15	AC5	A15



XC4062XL Pad Name	HQ240	BG432	PG475	BG560
I/O (A21)	P207	C15	AD2	C16
I/O (A20)	P208	B15	AC7	E16
GND	-	GND*	GND*	GND*
1/0	-	-	AC1	D16
1/0	-	-	AC3	B16
1/0	-	A15	AB6	B17
1/0	-	C16	AB2	C17
I/O (A6)	P209	B16	AB4	E17
I/O (A7)	P210	A 16	AA3	D17
GND	P211	GND*	GND*	GND*
6/16/97	•			

^{*} Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the package. They have no direct connection to

Additional XC4062XL Package Pins

HQ240

any specific package pin.

GND Pins					
P204	P219	-	-	-	-
E /E /O.7					

Note: These pins may be Not Connected for this device revision, however for compatability with other devices in this package, these pins should be tied to GND.

BG432

			VCC Pins			
A 1	A11	A21	A31	C3	C29	D11
D21	L1	L4	L28	L31	AA1	AA4
AA 28	AA31	AH11	AH21	AJ3	A J29	AL1
AL11	AL21	AL31	-	-	-	-
			GND Pins			
A 2	A 3	A 7	A 9	A14	A18	A23
A 25	A 29	A30	B1	B2	B30	B31
C1	C31	D16	G1	G31	J1	J31
P1	P31	T4	T28	V1	V31	AC1
AC31	AE1	AE31	A H16	AJ1	AJ31	AK1
AK2	AK30	AK31	AL2	AL3	AL7	AL9
AL14	AL18	AL23	AL25	AL29	AL30	-
Not Connected Pins						
C8	-	-	-	-	-	-
5/5/97	_	_	-	_		

PG475

VCC Pins						
A 37	B2	B16	B26	B40	D2	
E21	F6	F36	G13	G29	N7	
N35	T2	T40	AA1	AA5	AA 37	
AA 41	AF2	A F40	A J7	A J35	AR13	
AR29	AT6	A T22	A T36	A U21	AW37	
AW41	AY2	AY16	AY26	AY40	B A 3	
GND Pins						
A 3	C1	C7	G3	L1	P6	
U1	A17	A 25	A41	AA7	AE1	
AH6	AL1	AR3	AW7	BA1	C35	
E15	E27	F10	F32	G21	G39	
L41	P36	U41	AA 35	AE41	A H36	
AL41	AR21	AR39	A T10	A T20	A T32	
AU15	A U27	AW35	B A 17	B A 25	B A 41	
E37	E39	A31	J7	AP4	A U7	

5/5/97

BG560

			VCC Pins			
A 4	A 10	A 16	A22	A 26	A30	B2
B13	B19	B32	C3	C31	C32	D1
D33	E5	H1	K33	M1	N32	R2
T33	V1	W32	AA2	AB33	AD1	AF33
AK1	AK4	AK33	AL2	AL3	AL31	AM2
AM15	AM21	AM32	AN4	AN8	AN12	AN18
AN24	AN30	-	-	-	-	-
			GND Pins			
A 7	A12	A14	A18	A 20	A 24	A 29
A32	B1	B6	B9	B15	B23	B27
B31	C2	E1	F32	G2	G33	J32
K1	L2	M33	P1	P33	R32	T1
V33	W 2	Y1	Y33	AB1	AC32	AD33
AE2	AG1	AG32	AH2	A J33	AL32	AM3
AM11	AM19	AM25	AM28	AM33	AM7	AN2
AN5	AN10	AN14	AN16	AN20	AN22	AN27
		Not C	Connected	Pins		
A 1	A 8	A23	A 27	A28	A33	B8
B12	C8	C12	C22	C26	D13	D22
D25	E2	E10	E13	E21	E32	E33
H3	H5	H31	J4	K29	L3	L31
M2	M5	M30	N4	N30	N31	Y4
Y29	AA1	AA 33	AB4	A B30	AC1	AC2
AC33	AD5	AD29	AE4	AE30	AF2	AF31
AF32	AG2	A J10	A J13	AJ21	AJ24	AK9
AK13	AK25	AL8	AL12	AL22	AL26	AM8
AM12	AM23	AM27	AN1	AN23	AN33	-
AM12 5/5/97	AM23	AM27	AN1	AN23	AN33	-

5/5/9

Pin Locations for XC4085XL Devices

XC4085XL Pad Name	BG432	BG560	PG559
VCC	VCC	VCC*	VCC*
I/O (A8)	D17	A17	AB6
I/O (A9)	A17	B18	AB4
I/O	C17	C18	AA7
1/0	B17	E18	AC1
I/O	-	D18	AA5
I/O	-	A19	AA3
GND	GND*	GND*	GND*
I/O (A19)	C18	C19	Y8
I/O (A18)	D18	D19	AB2

XC4085XL Pad Name	BG432	BG560	PG559
I/O	B18	E19	Y6
I/O	A19	B20	AA1
I/O (A10)	B19	C20	Y4
I/O (A11)	C19	D20	W7
VCC	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*
I/O	D19	A21	W5
I/O	A20	E20	V6
I/O	B20	B21	V4
I/O	C20	C21	Y2
I/O	B21	D21	U3



XC4085XL	BG432	BG560	PG559
Pad Name			PG559
1/0	D20	B22	U7
1/0	-	E21	V2
1/0	-	C22	U5
GND	GND*	GND*	GND*
1/0	-	D22	T4
1/0	-	A23	U1
1/0	C21	C23	R3
1/0	A22	E22	R5
VCC	VCC	VCC*	VCC*
1/0	B22	B24	T8
1/0	C22	D23	T2
1/0	B23	C24	P4
1/0	A24	A25	R7
GND	GND*	GND*	GND*
1/0	D22	E23	N3
1/0	C23	B25	R1
1/0	B24	D24	N5
1/0	C24	C25	P2
1/0	-	B26	M4
1/0	<u> </u>	E24	L1
1/0	-	C26	L3
1/0	-	D25	P8
	GND*	GND*	GND*
GND VCC	VCC*		VCC*
		VCC*	
1/0	-	A27	N7
1/0		A28	K2
1/0	D23	E25	M6
1/0	B25	C27	J1
1/0	A26	D26	L5
1/0	C25	B28	H2
I/O (A12)	D24	B29	K4
I/O (A13)	B26	E26	J3
GND	GND*	GND*	GND*
VCC	VCC*	VCC*	VCC*
1/0	A27	C28	L7
1/0	D25	D27	J5
I/O	C26	B30	G1
1/0	B27	C29	H4
1/0	A28	E27	F2
1/0	D26	A31	G5
GND	GND*	GND*	GND*
1/0	C27	D28	H6
1/0	B28	C30	K8
1/0	D27	D29	D2
1/0	B29	E28	J7
I/O (A14)	C28	D30	F4
I/O, GCK8	D28	E29	E3
(A15)	520		
VCC	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*
I/O, GCK1	D29	B33	C1
(A16)	525		
I/O (A17)	C30	F29	C3
I/O (A17)	E28	E30	F6
1/0	E29	D31	A3
	D30	F30	H8
I/O (TDI)			
I/O (TCK)	D31	C33	D4
GND	GND*	GND*	GND*
1/0	F28	G29	D6
1/0	F29	E31	C5
	E30	D32	E7
I/O	E31	G30	B4

VC400EVI	1	T	Γ
XC4085XL Pad Name	BG432	BG560	PG559
1/0	G28	F31	H10
1/0	G29	H29	G9
vcc	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*
1/0	-	E32	F8
1/0	-	E33	D8
1/0	F30	H30	В6
1/0	F31	G31	E9
1/0	H28	J29	A7
1/0	H29	F33	G11
1/0	G30	G32	H14
1/0	H30	J30	F12
vcc	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*
1/0	-	H31	G13
1/0	-	K29	E11
1/0	-	H32	B8
1/0	-	J31	D10
1/0	J28	K30	A9
1/0	J29	H33	G15
1/0	H31	L29	B10
1/0	J30	K31	H16
GND	GND*	GND*	GND*
1/0	K28	L30	C9
1/0	K29	K32	E13
I/O (TMS)	K30	J33	A11
1/0	K31	M29	D12
vcc	VCC*	VCC*	VCC*
I/O	-	L31	C11
1/0	-	M30	B14
I/O	L29	L32	G17
I/O	L30	M31	E15
GND	GND*	GND*	GND*
I/O	M30	N29	D14
I/O	M28	L33	A15
1/0	-	N30	C13
1/0	-	N31	B16
1/0	M29	M32	E17
1/0	M31	P29	F18
1/0	N31	P30	A17
1/0	N28	N33	G19
GND	GND*	GND*	GND*
vcc	VCC*	VCC*	VCC*
1/0	N29	P31	D16
1/0	N30	P32	C15
1/0	P30	R29	B18
1/0	P28	R30	H20
1/0	P29	R31	B20
1/0	R31	R33	E19
GND	GND*	GND*	GND*
1/0	R30	T31	D18
1/0	R28	T29	F20
1/0	-	T30	G21
1/0	-	T32	C17
1/0	R29	U32	D20
1/0	T31	U31	E21
GND	GND*	GND*	GND*
VCC	VCC*	VCC*	VCC*
1/0	T30	U29	C21
1/0	T29	U30	F22
1/0	-	U33	A21



XC4085XL Pad Name	BG432	BG560	PG559
1/0	-	V32	D22
1/0	U31	V31	B22
1/0	U30	V29	G23
GND	GND*	GND*	GND*
1/0	U28	V30	E23
1/0	U29	W33	C23
1/0	V30	W31	A23
1/0	V29	W30	D24
1/0	V28	W29	B24
1/0	W31	Y32	H24
vcc	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*
1/0	W30	Y31	F24
1/0	W29	Y30	E25
1/0	-	AA33	B26
1/0	-	Y29	D26
1/0	- W28	AA32	A27
1/0		AA32 AA31	G25
1/0	Y31 Y30	AA31 AA30	
			B28
I/O	Y29	AB32	C27
GND	GND*	GND*	GND*
1/0	Y28	AA29	F26
1/0	AA30	AB31	E27
I/O	-	AB30	A29
1/0	-	AC33	D28
VCC	VCC*	VCC*	VCC*
1/0	AA29	AC31	G27
1/0	AB31	AB29	B30
1/0	AB30	AD32	C29
1/0	AB29	AC30	E29
GND	GND*	GND*	GND*
1/0	AB28	AD31	D30
1/0	AC30	AE33	A33
1/0	AC29	AC29	C31
I/O	AC28	AE32	B34
1/0	-	AD30	H28
I/O	-	AE31	A35
1/0	-	AF32	G29
1/0	-	AD29	E31
GND	GND*	GND*	GND*
VCC	VCC*	VCC*	VCC*
1/0	-	AF31	D32
1/0	-	AE30	C35
1/0	AD31	AG33	C33
1/0	AD30	AH33	B36
1/0	AD29	AE29	H30
1/0	AD28	AG31	A37
1/0	AE30	AF30	G31
1/0	AE29	AH32	F32
GND	GND*	GND*	GND*
VCC	VCC*	VCC*	VCC*
1/0	AF31	AJ32	E33
1/0	AE28	AF29	D34
1/0	AF30	AH31	B38
1/0	AF29	AG30	G33
1/0	AG31	AK32	A41
1/0	AF28	AN32 AJ31	E35
GND		GND*	
I/O	GND* AG30	AG29	GND* D36
1/0	AG29	AL33	F36
1/0	AH31	AH30	G35

XC4085XL Pad Name	BG432	BG560	PG559
1/0	AG28	AK31	H34
I/O	AH30	AJ30	B40
I/O, GCK2	AJ30	AH29	E37
O (M1)	AH29	AK30	D38
GND	GND*	GND*	GND*
I (M0)	AH28	AJ29	C39
vcc	VCC*	VCC*	VCC*
I (M2)	AJ28	AN32	H36
I/O, GCK3	AK29	AJ28	F38
I/O (HDC)	AH27	AK29	C41
1/0	AK28	AL30	D40
1/0	AJ27	AK28	B42
1/0	AL28	AM31	J37
I/O (LDC)	AH26	AJ27	K36
GND	GND*	GND*	GND*
1/0	AK27	AN31	H38
1/0	AJ26	AL29	D42
I/O	AL27	AK27	G39
I/O	AH25	AL28	C43
1/0	AK26	AJ26	F40
I/O	AL26	AM30	E41
VCC	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*
1/0	AH24	AM29	L37
1/0	AJ25	AK26	J39
1/0	AK25	AL27	F42
1/0	AJ24	AJ25	H40
1/0	AH23	AN29	G43
1/0	AK24	AN28	J41
1/0	-	AK25	H42
1/0	-	AL26	N37
VCC	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*
1/0	-	AJ24	P36
1/0	-	AM27	M38
1/0	-	AM26	J43
1/0	-	AK24	L39
1/0	AL24	AL25	K42
1/0	AH22	AJ23	K40
1/0	AJ23	AN26	L43
1/0	AK23	AL24	L41
GND	GND*	GND*	GND*
1/0	AJ22	AK23	R37
1/0	AK22	AN25	P42
1/0	AL22	AJ22	T36
1/0	AJ21	AL23	N39
VCC	VCC*	VCC*	VCC*
I/O	AH20	AM24	M40
1/0	AK21	AK22	R43
1/0	-	AM23	N41
1/0	-	AJ21	R39
GND	GND*	GND*	GND*
1/0	-	AL22	U37
1/0	-	AN23	T42
1/0	AJ20	AK21	P40
1/0	AH19	AM22	U43
1/0	AK20	AJ20	R41
1/0	AJ19	AL21	V42
1/0	AL20	AN21	U39
1/0	AH18	AK20	V38
GND	GND*	GND*	GND*



XC4085XL Pad Name	BG432	BG560	PG559
VCC	VCC*	VCC*	VCC*
1/0	AK19	AL20	W37
1/0	AJ18	AJ19	T40
1/0	AL19	AM20	Y42
1/0	AK18	AK19	U41
1/0	AH17	AL19	Y36
1/0	AJ17	AN19	V40
GND	GND*	GND*	GND*
I/O	-	AJ18	W39
1/0	-	AK18	AA43
1/0	AK17	AL18	Y38
1/0	AL17	AM18	Y40
1/0	AJ16	AK17	AA37
I/O (INIT)	AK16	AJ17	AA39
VCC	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*
1/0	AL16	AL17	AA41
1/0	AH15	AM17	AB38
1/0	AL15	AN17	AB42
1/0	AJ15	AK16	AB40
I/O	-	AJ16	AC37
1/0	-	AL16	AC39
GND	GND*	GND*	GND*
1/0	AK15	AM16	AD36
1/0	AJ14	AL15	AC41
1/0	AH14	AK15	AD38
1/0	AK14	AJ15	AC43
1/0	AL13	AN15	AD40
1/0	AK13	AM14	AE39
VCC	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*
1/0	AJ13	AL14	AE37
1/0	AH13	AK14	AF40
1/0	AL12	AJ14	AD42
1/0	AK12	AN13	AF42
I/O	AJ12	AM13	AF38
I/O	AK11	AL13	AG39
1/0	-	AK13	AG43
1/0	-	AJ13	AG37
GND	GND*	GND*	GND*
1/0	-	AM12	AH40
1/0	-	AL12	AJ41
1/0	AH12	AK12	AG41
1/0	AJ11	AN11	AK40
VCC	VCC*	VCC*	VCC*
1/0	AL10	AJ12	AJ39
1/0	AK10	AL11	AH42
1/0	AJ10	AK11	AH36
1/0	AK9	AM10	AL39
GND	GND*	GND*	GND*
1/0	AL8	AL10	AJ37
1/0	AH10	AJ11	AJ43
1/0	AJ9	AN9	AM40
1/0	AK8	AK10	AK42
1/0	-	AM9	AN41
1/0	-	AL9	AL41
1/0	-	AJ10	AR41
I/O	-	AM8	AK36
GND	GND*	GND*	GND*
VCC	VCC*	VCC*	VCC*
1/0	-	AK9	AL37

XC4085XL Pad Name	BG432	BG560	PG559
1/0	-	AL8	AN43
I/O	AJ8	AN7	AM38
I/O	AH9	AJ9	AP42
I/O	AK7	AL7	AN39
I/O	AL6	AK8	AR43
I/O	AJ7	AN6	AP40
1/0	AH8	AM6	AT40
GND	GND*	GND*	GND*
VCC	VCC*	VCC*	VCC*
1/0	AK6	AJ8	AN37
1.0	AL5	AL6	AR39
1/0	AH7	AK7	AT42
1/0	AJ6	AM5	BA43
1/0	AK5	AM4	AU43
1/0	AL4	AJ7	AU39
GND	GND*	GND*	GND*
1/0	AH6	AL5	AT38
1/0	AJ5	AK6	AP36
1/0	AK4	AN3	AR37
1/0	AH5	AK5	AV42
1/0	AK3	AJ6	AV40
I/O, GCK4	AJ4	AL4	AW41
GND	GND*	GND*	GND*
DONE	AH4	AJ5	AY42
VCC	VCC*	VCC*	VCC*
PROGRAM	AH3	AM1	BB42
1/O (D7)	AJ2	AH5	BC41
1/O, GCK5	AG4	AJ4	AV38
1/0, 4013	AG3	AK3	BA39
1/0	AH2	AH4	AT36
1/0	AH1	AL1	BB40
1/0	AF4	AG5	AY40
GND	GND*	GND*	GND*
I/O	AF3	AJ3	BA41
1/0	AG2	AK2	BB38
1/0	AG2 AG1	AG4	AY38
1/0	AG1 AE4	AH3	BC37
1/0	AE3	AF5	AW37
1/0	AF2	AJ2	AT34
VCC	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*
I/O (D6)	AF1	AJ1	AU35
I/O I/O	AD4 AD3	AF4	AV36
		AG3	BB36
I/O I/O	AE2 AD2	AE5 AH1	AY36 BC35
I/O I/O	AC4	AF3	AW35
	-	AE4	AU33
1/0	- \/CC*	AG2	AT30
VCC	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*
1/0	-	AD5	AV32
1/0	-	AF2	AU31
1/0	-	AF1	AW33
1/0	-	AD4	BB34
1/0	AC3	AE3	AY34
1/0	AD1	AC5	BC33
1/0	AC2	AE1	AU29
1/0	AB4	AD3	AT28
GND	GND*	GND*	GND*
1/0	AB3	AC4	BA35



XC4085XL Pad Name	BG432	BG560	PG559
I/O	AB2	AD2	BB30
1/0	AB1	AB5	AW31
I/O	AA3	AC3	AY32
VCC	VCC*	VCC*	VCC*
I/O	-	AB4	BA33
I/O	-	AC1	AU27
I/O (D5)	AA2	AA5	BC29
I/O (CS0)	Y2	AB3	AW29
GND	GND*	GND*	GND*
I/O	Y4	AB2	AY30
1/0	Y3	AA4	BA31
1/0	Y1	AA3	BB28
1/0	W1	Y5	AW27
1/0	-	AA1	BC27
1/0	-	Y4	AV26
1/0	W4	Y3	AU25
1/0	W3	Y2	AY28
GND	GND*	GND*	GND*
VCC	VCC*	VCC*	VCC*
1/0	W2	W5	BA29
1/0	V2	W4	AT24
1/0	V4	W3	BB26
I/O	V3	W1	AW25
1/0	U1	V3	BB24
1/0	U2	V5	AY26
GND	GND*	GND*	GND*
1/0	U4	V4	AV24
1/0	U3	V2	AU23
1/0	-	U2	BA27
1/0	-	U1	BC23
I/O (D4)	T1	U5	AY24
1/0	T2	U4	AW23
VCC	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*
I/O (D3)	T3	U3	BA23
I/O (RS)	R1	T2	AV22
1/0	-	T3	AY22
1/0	-	T5	BB22
1/0	R2	T4	AU21
1/0	R4	R1	AW21
GND	GND*	GND*	GND*
1/0	R3	R3	BA21
1/0	P2	R4	BC21
1/0	P3	R5	AY20
1/0	P4	P2	BB20
1/0	N1	P3	AT20
1/0	N2	P4	AV20
VCC	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*
1/0	N3	N1	AW19
1/0	N4	P5	AY18
1/0	M1	N2	BB18
1/0	M2	N3	AU19
1/0	-	N4	BC17
1/0	-	M2	BA17
1/0	M3	N5	AV18
I/O	M4	M3	AW17
GND	GND*	GND*	GND*
I/O (D2)	L2	M4	AY16
1/0	L3	L1	BB16
1/0	-	L3	AU17

XC4085XL Pad Name	BG432	BG560	PG559
1/0	-	M5	BA15
VCC	VCC*	VCC*	VCC*
1/0	K1	K2	AW15
1/0	K2	L4	BC15
I/O	КЗ	J1	AY14
1/0	K4	КЗ	BA13
GND	GND*	GND*	GND*
1/0	J2	L5	AT16
1/0	J3	J2	BB14
1/0	J4	K4	AU15
1/0	H1	J3	BC11
1/0	- '''	H2	AW13
1/0	_	K5	BB10
1/0	_	H3	AY12
1/0	-	 J4	
	- OND*		BA11
GND	GND*	GND*	GND*
VCC	VCC*	VCC*	VCC*
1/0	H2	G1	AT14
1/0	H3	F1	AU13
1/0	H4	J5	AV12
1/0	G2	G3	BC9
1/0	G3	H4	AW11
1/0	F1	F2	BB8
1/0	-	E2	AY10
1/0	=	H5	AU11
GND	GND*	GND*	GND*
VCC	VCC*	VCC*	VCC*
I/O (D1)	G4	F3	BA9
I/O (RCLK RDY/BUSY)	F2	G4	AW9
1/0	F3	D2	BC7
1/0	E1	E3	AY8
1/0	F4	G5	AV8
1/0	E2	C1	AT10
GND	GND*	GND*	GND*
I/O	E3	F4	AU9
1/0	D1	D3	BB6
1/0	E4	B3	AW7
I/O	D2	F5	BC3
I/O (D0, DIN)	C2	E4	AY6
I/O, GCK6 (DOUT)	D3	D4	BB4
CCLK	D4	C4	BA5
VCC	VCC*	VCC*	VCC*
O, TDO	C4	E6	BA3
GND	GND*	GND*	GND*
I/O (A0, WS)	B3	D5	AT8
I/O, GCK7 (A1)	D5	A2	AV6
1/0	B4	D6	BB2
1/0	C5	A3	AY4
1/0	A4	E7	AR7
1/0	D6	C5	AP8
GND	GND*	GND*	GND*
I/O	B5	B4	AT6
1/0	C6	D7	AY2
I/O (CS1, A2)	A5	C6	AYZ AU5
I/O (A3)	D7	E8	BA1
1/0	B6	B5	AV4
1/0	A6	A5	AW3
VCC	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*



XC4085XL Pad Name	BG432	BG560	PG559
I/O	D8	D8	AN7
1/0	C7	C7	AR5
1/0	B7	E9	AV2
1/0	D9	A6	AT4
1/0	B8	B7	AU1
1/0	A8	D9	AR3
1/0	-	C8	AT2
1/0	-	E10	AL7
VCC	VCC*	VCC*	VCC*
GND	GND*	GND*	GND*
I/O	-	B8	AK8
I/O	-	A8	AM6
1/0	-	D10	AN5
I/O	-	C9	AR1
I/O	D10	E11	AP4
1/0	C9	A9	AN3
1/0	B9	C10	AP2
1/0	C10	D11	AJ7
GND	GND*	GND*	GND*
1/0	B10	B10	AH8
1/0	A10	E12	AL5
1/0	C11	C11	AN1
1/0	D12	B11	AM4
VCC	VCC*	VCC*	VCC*
1/0	B11	D12	AL3
1/0	C12	A11	AJ5
1/0	-	E13	AK2
I/O	-	C12	AG7
GND	GND*	GND*	GND*
1/0	-	B12	AK4
1/0	-	D13	AJ3
1/0	D13	C13	AG5
I/O	B12	E14	AJ1
1/0	C13	A13	AF6
1/0	A12	D14	AH2
I/O	D14	C14	AE7
1/0	B13	B14	AH4
GND	GND*	GND*	GND*
VCC	VCC*	VCC*	VCC*
I/O (A4)	C14	E15	AG3
I/O (A5)	A13	D15	AD8
1/0	B14	C15	AG1
1/0	D15	A15	AF4
I/O (A21)	C15	C16	AE5
I/O (A20)	B15	E16	AD6
GND	GND*	GND*	GND*
I/O	-	D16	AD4
I/O	-	B16	AF2
I/O	A15	B17	AC7
1/0	C16	C17	AD2
I/O (A6)	B16	E17	AC5
I/O (A7)	A16	D17	AC3
GND	GND*	GND*	GND*
6/13/97			

Additional XC4085XL Package Pins

BG560

VCC Pins						
A4	A10	A16	A22	A26	A30	B2
B13	B19	B32	C3	C31	C32	D1
D33	E5	H1	K33	M1	N32	R2
T33	V1	W32	AA2	AB33	AD1	AF33
AK1	AK4	AK33	AL2	AL3	AL31	AM2
AM15	AM21	AM32	AN4	AN8	AN12	AN18
AN24	AN30	-	-	-	-	-
			GND Pins	S		
A7	A12	A14	A18	A20	A24	A29
A32	B1	В6	B9	B15	B23	B27
B31	C2	E1	F32	G2	G33	J32
K1	L2	M33	P1	P33	R32	T1
V33	W2	Y1	Y33	AB1	AC32	AD33
AE2	AG1	AG32	AH2	AJ33	AL32	AM3
AM11	AM19	AM25	AM28	AM33	AM7	AN2
AN5	AN10	AN14	AN16	AN20	AN22	AN27
Not Connected Pins						
A1	A33	AC2	AN1	AN33	-	-

6/4/97

^{*}Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the package. They have no direct connection to any specific package pin.



|--|

VCC Pins						
A13	A31	A43	B2	C7	C19	C25
C37	F14	F30	G3	G7	G37	G41
H12	H18	H26	H32	M8	M36	N1
N43	P6	P38	V8	V36	W3	W41
AE3	AE41	AF8	AF36	AK6	AK38	AL1
AL43	AM8	AM36	AT12	AT18	AT26	AT32
AU3	AU7	AU37	AU41	AV14	AV30	BA7
BA19	BA25	BA37	BC1	BC13	BC31	BC43
		(GND Pins	3		
A5	A19	A25	A39	B12	B32	E1
E5	E39	E43	F10	F16	F28	F34
H22	K6	K38	M2	M42	T6	T38
W1	W43	AB8	AB36	AE1	AE43	AH6
AH38	AM2	AM42	AP6	AP38	AT22	AV10
AV16	AV28	AV34	AW1	AW5	AW39	AW43
BB12	BB32	BC5	BC19	BC25	BC39	-
5/8/97						

BG432

VCC Pins						
A1	A11	A21	A31	D11	D21	L1
L4	L28	L31	AA1	AA4	AA28	AA31
AH11	AH21	AL1	AL11	AL21	AL31	C3
C29	AJ3	AJ29				
			GND Pins	8		
A2	A3	A7	A9	A14	A18	A23
A25	A29	A30	B1	B2	B30	B31
C1	C31	D16	G1	G31	J1	J31
P1	P31	T4	T28	V1	V31	AC1
AC31	AE1	AE31	AH16	AJ1	AJ31	AK1
AK2	AK30	AK31	AL2	AL3	AL7	AL9
AL14	AL18	AL23	AL25	AL29	AL30	
Not Connected Pins						
C8						

3/3/98





Product Availability

Table 24, Table 25, and Table 26 show the planned packages and speed grades for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx WEBLINX at http://www.xilinx.com for the latest revision of the specifications.

Table 24: Component Availability Chart for XC4000XL FPGAs

F	PINS	84	100	100	144	144	160	160	176	176	208	208	240	240	256	299	304	352	411	432	475	559	560
Т	YPE	Plast. PLCC	Plast. PQFP	Plast. VQFP	Plast. TQFP	High-Perf. TQFP	High-Perf. QFP	Plast. PQFP	Plast. TQFP	High-Perf. TQFP	High-Perf. QFP	Plast. PQFP	High-Perf. QFP	Plast. PQFP	Plast. BGA	Ceram. PGA	High-Perf. QFP	Plast. BGA	Ceram. PGA	Plast. BGA	Ceram. PGA	Ceram. PGA	Plast. BGA
C	ODE	PC84	PQ100	VQ100	TQ144	HT144 ⊦	HQ160 ¹	PQ160	TQ176	HT176 ⊦	НQ208	PQ208	HQ240 ¹	PQ240	BG256	PG299	HQ304 [⊦]	BG352	PG411	BG432	PG475	PG559	BG560
	-3	СІ	CI	СI			_		Ė		_												
VO4000VI	-2	СІ	СІ	СІ																			
XC4002XL	-1	СІ	СІ	СІ																			
	-09C	С	С	С																			
	-3	СІ	СІ	СІ	СІ			СІ				СІ											
XC4005XL	-2	СІ	С	СІ	СІ			СІ				СІ											
AC4003AL	-1	СІ	СІ	СІ	СІ			СІ				СІ											
	-09C	С	С	С	С			С				С											
	-3	СІ	СІ		СІ			СІ	СІ			СІ			СІ								
XC4010XL	-2	CI	CI		CI			CI	CI			CI			CI								
	-1 -09C	CI	C I		CI C			CI	C I			C I			CI C								
	-090		C		C	СІ		CI		СІ		CI		СІ	CI				-		_		
	-2					CI		CI	<u> </u>	CI		CI		CI	CI						<u> </u>		
XC4013XL	-1					CI		C1	<u> </u>	CI		CI		CI	CI						<u> </u>		
XO4010XL	-09C					С		С		С		С		С	С								
	-08C					С		С		С		С		С	С								
	-3					СІ		CI		СІ		СІ		CI	CI								
VO 4000VI	-2					СІ		СІ		СІ		СІ		СІ	СІ								
XC4020XL	-1					СІ		СІ		СІ		СІ		СІ	СІ								
	-09C					С		С		С		С		С	С								
	-3						СІ				СІ		СІ		СІ	СІ	СІ	СІ					
XC4028XL	-2						СІ				СІ		СІ		СІ	СІ	СІ	С					
XO40ZOXL	-1						СІ				СІ		CI		СІ	СІ	СІ	СІ					
	-09C						С				С		С		С	С	С	С					
	-3						CI				CI		CI				CI	CI	CI	CI			
VC4000VI	-2						CI CI				о -		c c				CI CI	C I	CI	CI			
XC4036XL	-1 -09C						C				C		0				C	C	C I	C I			
	-08C						C		_		0		C				C	C	C	C	_		
	-3						СІ		-		СІ		CI				C I	CI	CI	CI			
	-2						CI				CI		CI	 			CI	CI	CI	CI			
XC4044XL	-1						CI				CI		CI				CI	C1	C1	C1			
	-09C						С				С		С				С	С	С	С			
	-3												СІ				СІ		СІ	СІ			СІ
XC4052XL	-2												СІ				СI		СІ	СІ			СІ
704032AL	-1												СІ				СІ		СІ	СІ			СІ
	-09C												С				С		С	С			С
	-3												СІ				CI			CI	CI		СІ
VO 4000V	-2			<u> </u>	<u> </u>				<u> </u>				CI	<u> </u>	<u> </u>	_	CI		<u> </u>	CI	CI		CI
XC4062XL	-1 -09C								<u> </u>				CI				CI			CI	CI		СІ
													С			<u> </u>	С			С	С		С
	-08C			<u> </u>	<u> </u>				<u> </u>				С	<u> </u>	<u> </u>	_	С		<u> </u>	С	С		С
	-3 -2			 	—				<u> </u>					<u> </u>	 	<u> </u>			<u> </u>	C I	<u> </u>	CI CI	CI
XC4085XL	-2			-					-					-	-				-	CI	-	CI	CI
	-09C			-					-					-	-					С	-	С	С
1/29/99	030								<u> </u>								<u> </u>					Ŭ	

1/29/99

C = Commercial $T_J = 0^{\circ} \text{ to } +85^{\circ}\text{C}$

I= Industrial $T_J = -40^{\circ}C$ to $+100^{\circ}C$



Table 25: Component Availability Chart for XC4000E FPGAs

F	PINS	84	100	100	120	144	156	160	191	208	208	223	225	240	240	299	304
Т	YPE	Plast. PLCC	Plast. PQFP	Plast. VQFP	Ceram. PGA	Plast. TQFP	Ceram. PGA	Plast. PQFP	Ceram. PGA	High-Perf. QFP	Plast. PQFP	Ceram. PGA	Plast. BGA	High-Perf. QFP	Plast. PQFP	Ceram. PGA	High-Perf. QF
CC	DDE	PC84	PQ100	VQ100	PG120	TQ144	PG156	PQ160	PG191	HQ208	PQ208	PG223	BG225	HQ240	PQ240	PG299	HQ304
	-4	СІ	CI	CI	CI												
XC4003E	-3	СІ	СІ	СІ	СІ												
AC4003E	-2	СІ	СІ	СІ	СІ												
	-1	С	С	С	С												
	-4	СІ	СІ			СI	СІ	СІ			СІ						
XC4005E	-3	СІ	СІ			СІ	СI	СІ			СI						
AC4005E	-2	CI	СІ			CI	СІ	СI			СІ						
	-1	С	С			С	С	С			С						
	-4	CI				СІ	СІ	СI			СІ						
XC4006E	-3	CI				CI	СІ	СI			СІ						
AC4006E	-2	CI				CI	СІ	СI			СІ						
	-1	С				С	С	С			С						
	-4	СІ						СІ	СІ		СІ						
XC4008E	-3	CI						CI	СІ		CI						
AC4006L	-2	CI						CI	СІ		CI						
	-1	С						С	С		С						
	-4	СІ						CI	СІ	CI	CI		CI				
XC4010E	-3	CI						CI	CI	CI	CI		CI				
AC4010L	-2	CI						CI	CI	CI	CI		CI				
	-1	С						С	С	С	С		С				
	-4							CI		CI	CI	С	CI	CI	CI		
XC4013E	-3							CI		CI	CI	CI	CI	CI	CI		
7.0-010	-2							CI		CI	CI	CI	СI	CI	CI		
	-1							С		С	С	С	С	С	С		
	-4									CI		CI		CI			
XC4020E	-3									CI		CI		CI			
7.0-0202	-2									CI		CI		CI			
	-1									С		С		С			
	-4											CI		CI		CI	CI
XC4025E	-3											CI		CI		CI	CI
	-2											С		С		С	С

1/29/99

C = Commercial $T_J = 0^{\circ} \text{ to } +85^{\circ}\text{C}$

I= Industrial $T_J = -40^{\circ}C$ to $+100^{\circ}C$

Table 26: Component Availability Chart for XC4000EX FPGAs

F	PINS	208	240	299	304	352	411	432
Т	TYPE High-Perf. QFP		High-Perf. QFP	Ceram. PGA	High-Perf. QFP	Plast. BGA	Ceram. PGA	Plast. BGA
Co	DDE	HQ208	HQ240	PG299	HQ304	BG352	PG411	BG432
	-4	CI	CI	CI	CI	CI		
XC4028EX	-3	CI	CI	CI	CI	CI		
	-2	С	С	С	С	С		
	-4		CI		CI	CI	CI	CI
XC4036EX	-3		CI		CI	CI	CI	CI
	-2		С		С	С	С	С

1/29/99

C = Commercial $T_J = 0^{\circ} \text{ to } +85^{\circ}\text{C}$

I= Industrial $T_J = -40^{\circ}C$ to $+100^{\circ}C$



User I/O Per Package

Table 27, Table 28, and Table 29 show the number of user I/Os available in each package for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx WEBLINX at http://www.xilinx.com for the latest revision of the specifications.

Table 27: User I/O Chart for XC4000XL FPGAs

								Maxii	mum	Use	r Acc	essil	ole I/	O by	Pack	cage	Туре	9					
Device	Max I/O	PC84	PQ100	VQ100	TQ144	HT144	HQ160	PQ160	TQ176	HT176	HQ208	PQ208	HQ240	PQ240	BG256	PG299	HQ304	BG352	PG411	BG432	PG475	PG559	BG560
XC4002XL	64	61	64	64					<u>'</u>														
XC4005XL	112	61	77	77	112			112				112											
XC4010XL	160	61	77		113			129	145			160			160								
XC4013XL	192					113		129		145		160		192	192								
XC4020XL	224					113		129		145		160		193	205								
XC4028XL	256						129				160		193		205	256	256	256					
XC4036XL	288						129				160		193				256	288	288	288			
XC4044XL	320						129				160		193				256	289	320	320			
XC4052XL	352												193				256		352	352			352
XC4062XL	384												193				256			352	384		384
XC4085XL	448																			352		448	448

1/29/99

Table 28: User I/O Chart for XC4000E FPGAs

							Maxir	num U	ser I/C) by Pa	ackage	Туре					
Device	Max I/O	PC84	PQ100	/Q100	PG120	TQ144	PG156	PQ160	PG191	19208	PQ208	PG223	BG225	HQ240	PQ240	PG299	HQ304
XC4003E	80	61	77	77	80												
XC4005E	112	61	77			112	112	112			112						
XC4006E	128	61				113	125	128			128						
XC4008E	144	61						129	144		144						
XC4010E	160	61						129	160	160	160		160				
XC4013E	192							129		160	160	192	192	192	192		
XC4020E	224									160		192		193			
XC4025E	256											192		193		256	256

1/29/99


Table 29: User I/O Chart for XC4000EX FPGAs

	Мах		М	aximum User A	Accessible I/O t	oy Package Typ	ре	
Device	1/0	HQ208	HQ240	PG299	HQ304	BG352	PG411	BG432
XC4028EX	256	160	193	256	256	256		
XC4036EX	288		193		256	288	288	288

1/29/99



Ordering Information



X9020

Revision Control

Version	Description
3/30/98 (1.5)	Updated XC4000XL timing and added XC4002XL
1/29/99 (1.5)	Updated pin diagrams.