

Spartan-II 2.5V FPGA Family: DC and Switching Characteristics

DS001-3 (v2.0) September 18, 2000

Preliminary Product Specification

Definition of Terms

In this document, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.

Except for pin-to-pin input and output parameters, the AC parameter delay specifications included in this document are derived from measuring internal test patterns. All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications. All specifications are subject to change without notice.

DC Specifications

All DC numbers are Preliminary for commercial grade devices and Advance for industrial grade devices, except I_{CCINTQ} , I_{CCOQ} , I_{CCPD} , and I_{CCPO} (DC Characteristics Over Operating Conditions, page 2), which are Advance for both commercial and industrial grade devices.

Absolute Maximum Ratings⁽¹⁾

Symbol	Descriptio	n	Min	Max	Units
V _{CCINT}	Supply voltage relative to GND ⁽²⁾		-0.5	3.0	V
V _{CCO}	Supply voltage relative to GND ⁽²⁾		-0.5	4.0	V
V_{REF}	Input reference voltage		-0.5	3.6	V
V_{IN}	Input voltage relative to GND ⁽³⁾	Input voltage relative to GND ⁽³⁾ 5V Tolerant I/O ⁽⁴⁾ No 5V Tolerance ⁽⁵⁾		5.5	V
				V _{CCO} + 0.5	V
V _{TS}	Voltage applied to 3-state output	5V Tolerant I/O(4)	-0.5	5.5	V
		No 5V Tolerance ⁽⁵⁾	-0.5	V _{CCO} + 0.5	V
T _{VCCINT}	V _{CCINT} rise time from 1V to 2.375	/	-	50	ms
T _{STG}	Storage temperature (ambient)	Storage temperature (ambient)		+150	°C
T _{SOL}	Soldering temp. (10s @ 1/16 in. =	Soldering temp. (10s @ 1/16 in. = 1.5 mm)		+260	°C
TJ	Junction temperature		-	+125	°C

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
 ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions
 is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.
- Power supplies may turn on in any order.
- 3. V_{IN} should not exceed V_{CCINT} by more than 3.6 V over extended periods of time.
- 4. Spartan-II I/Os are 5V Tolerant whenever the LVTTL, LVCMOS2, or PCI33_5 signal standard has been selected. With 5V Tolerant I/Os selected, the Maximum DC overshoot must be limited to either +5.5 V or 10 mA, and undershoot must be limited to either -0.5 V or 10 mA, whichever is easier to achieve. The Maximum AC conditions are as follows: The device pins may undershoot to -2.0 V or overshoot to +7.0 V, provided this over/undershoot lasts no more than 11 ns with a forcing current no greater than 100 mA.
- 5. Without 5V Tolerant I/Os selected, the Maximum DC overshoot must be limited to either V_{CCO} + 0.5 V or 10 mA, and undershoot must be limited to -0.5 V or 10 mA, whichever is easier to achieve. The Maximum AC conditions are as follows: The device pins may undershoot to -2.0 V or overshoot to V_{CCO} + 2.0 V, provided this over/undershoot lasts no more than 11 ns with a forcing current no greater than 100 mA.

© 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Recommended Operating Conditions

Symbol	Description	Description		Max	Units
TJ	Junction temperature ⁽¹⁾	Commercial	0	85	°C
		Industrial ⁽²⁾	-40	100	°C
V _{CCINT}	Supply voltage relative to GND ⁽³⁾	Commercial	2.5 – 5%	2.5 + 5%	V
		Industrial	2.5 – 5%	2.5 + 5%	V
V _{CCO}	Supply voltage relative to GND ⁽⁴⁾	Commercial	1.4	3.6	V
		Industrial	1.4	3.6	V
T _{IN}	Input signal transition time ⁽⁵⁾		-	250	ns

Notes:

- 1. At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.35% per °C.
- 2. All DC and switching numbers for industrial grade components constitute Advance information.
- 3. Functional operation is guaranteed down to a minimum V_{CCINT} of 2.25V (Nominal V_{CCINT} –10%). For every 50 mV reduction in V_{CCINT} below 2.375V (nominal V_{CCINT} –5%), all delay parameters increase by 3%.
- 4. Minimum and maximum values for $V_{\mbox{\footnotesize{CCO}}}$ vary according to the I/O standard selected.
- 5. Input and output measurement threshold is ~50% of V_{CCO}.

DC Characteristics Over Operating Conditions

Symbol	Description	1	Min	Max	Units
V_{DRINT}	Data Retention V _{CCINT} Voltage (be data may be lost)	low which configuration	2.0	-	V
V_{DRIO}	Data Retention V _{CCO} Voltage (belo data may be lost)	w which configuration	1.2	-	V
I _{CCINTQ}	Quiescent V _{CCINT} supply	XC2S15 ⁽²⁾	-	30	mA
	current ⁽¹⁾	XC2S30 ⁽²⁾	-	30	mA
		XC2S50 ⁽²⁾	-	50	mA
		XC2S100 ⁽²⁾	-	50	mA
		XC2S150 ⁽²⁾	-	50	mA
		XC2S200 ⁽²⁾	-	75	mA
I _{ccoq}	Quiescent V _{CCO} supply current ^(1,2)		-	2	mA
I _{CCPD}	Quiescent V _{CCO} supply current in F	Power Down mode ⁽²⁾	-	10	mA
I _{REF}	V _{REF} current per V _{REF} pin		-	20	μΑ
IL	Input or output leakage current		-10	+10	μΑ
C _{IN}	Input capacitance (sample tested)	Input capacitance (sample tested) VQ, CS, TQ, PQ, FG packages		8	pF
I _{RPU}	Pad pull-up (when selected) @ $V_{IN} = 0V$, $V_{CCO} = 3.3V$ (sample tested) ⁽³⁾		-	0.25	mA
I _{RPD}	Pad pull-down (when selected) @ V _{IN} = 3.6V (sample tested) ⁽³⁾		-	0.15	mA

- 1. With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.
- Advance information.
- 3. Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors do not guarantee valid logic levels when input pins are connected to other circuits.



Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the recommended maximum V_{CCINT} level for the device⁽¹⁾

from 0V. The current is highest at the fastest suggested ramp rate (0V to nominal voltage in 2 ms) and is lowest at the slowest allowed ramp rate (0V to nominal voltage in 50 ms).

Symbol	Description ⁽²⁾		Typ ⁽³⁾	Max ^(3,4)	Units
I _{CCPO}	Power-on current requirements Commercial			500	mA
		Industrial			mA

Notes:

- 1. Ramp rate used for this specification is from 0 to V_{CCINT} max. Peak current occurs on or near the internal power-on reset threshold and lasts for less than 3 ms.
- 2. Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
- 3. Larger currents may result if ramp rates are forced to be faster than the minimum recommended 2 ms.
- Advance information.

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for V_{OL} and V_{OH} are guaranteed output voltages over the recommended operating conditions. Only selected standards are tested. These are chosen to ensure that all

standards meet their specifications. The selected standards are tested at minimum V_{CCO} with the respective I_{OL} and I_{OH} currents shown. Other standards are sample tested.

Input/Output		V _{IL}	V	IH	V _{OL}	V _{OH}	I _{OL}	I _{OH}
Standard	V, min	V, max	V, min	V, max	V, Max	V, Min	mA	mA
LVTTL ⁽¹⁾	-0.5	0.8	2.0	5.5	0.4	2.4	24	-24
LVCMOS2	-0.5	0.7	1.7	5.5	0.4	1.9	12	-12
PCI, 3.3V	-0.5	44% V _{CCINT}	60% V _{CCINT}	V _{CCO} + 0.5	10% V _{CCO}	90% V _{CCO}	Note (2)	Note (2)
PCI, 5.0V	-0.5	0.8	2.0	5.5	0.55	2.4	Note (2)	Note (2)
GTL	-0.5	V _{REF} - 0.05	V _{REF} + 0.05	3.6	0.4	N/A	40	N/A
GTL+	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.6	N/A	36	N/A
HSTL I	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	8	-8
HSTL III	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	24	-8
HSTL IV	-0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	48	-8
SSTL3 I	-0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.6	V _{REF} + 0.6	8	-8
SSTL3 II	-0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.8	V _{REF} + 0.8	16	-16
SSTL2 I	-0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.5	V _{REF} + 0.5	7.6	-7.6
SSTL2 II	-0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.5	V _{REF} + 0.5	15.2	-15.2
CTT	-0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.4	V _{REF} + 0.4	8	-8
AGP	-0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	10% V _{CCO}	90% V _{CCO}	Note (2)	Note (2)

- V_{OL} and V_{OH} for lower drive currents are sample tested.
- Tested according to the relevant specifications.



Switching Characteristics

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating condi-

tions (supply voltage and junction temperature). Values apply to all Spartan-II devices unless otherwise noted.

Timing numbers listed for the commercial grade XC2S150 are Preliminary. Timing numbers for the industrial grade XC2S150, and for all other commercial and industrial grade devices, constitute Advance information.

Global Clock Input to Output Delay for LVTTL, with DLL(1)

			Speed Grade		
Symbol	Description	Device	-6	-5	Units
T _{ICKOFDLL}	Global Clock Input to Output Delay	XC2S15		3.3	ns, max
	using Output Flip-Flop for LVTTL, 12 mA, Fast Slew Rate, with DLL.	XC2S30		3.3	ns, max
		XC2S50		3.3	ns, max
		XC2S100		3.3	ns, max
		XC2S150		3.3	ns, max
		XC2S200		3.3	ns, max

Notes:

- 1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- Output timing is measured at 1.4V with 35 pF external capacitive load for LVTTL. For other I/O standards and different loads, see the tables Constants for Calculating T_{IOOP} and Delay Measurement Methodology, page 10.
- 3. DLL output jitter is already included in the timing calculation.
- 4. For data *output* with different standards, adjust delays with the values shown in **IOB Output Delay Adjustments for Different Standards**, page 9.

Global Clock Input to Output Delay for LVTTL, without DLL(1)

			Speed	l Grade		
Symbol	Description	Device	-6	-5	Units	
T _{ICKOF}	T _{ICKOF} Global Clock Input to Output Delay using Output Flip-Flop for LVTTL, 12 mA, Fast Slew Rate, without	XC2S15		5.4	ns, max	
		XC2S30		5.4	ns, max	
	DLL.	XC2S50		5.4	ns, max	
		XC2S100		5.5	ns, max	
		XC2S150		5.5	ns, max	
		XC2S200		5.6	ns, max	

- 1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- Output timing is measured at 1.4V with 35 pF external capacitive load for LVTTL. For other I/O standards and different loads, see the tables Constants for Calculating T_{IOOP} and Delay Measurement Methodology, page 10.
- For data output with different standards, adjust delays with the values shown in IOB Output Delay Adjustments for Different Standards, page 9.



Global Clock Setup and Hold for LVTTL Standard, with DLL

			Spee	d Grade	
Symbol	Description	Device	-6	-5	Units
T _{PSDLL} / T _{PHDLL}	Input Setup and Hold Time	XC2S15		1.9 / 0	ns, min
	Relative to Global Clock Input Signal for LVTTL Standard, no	XC2S30		1.9 / 0	ns, min
	delay, IFF, ⁽¹⁾ with DLL	XC2S50		1.9 / 0	ns, min
		XC2S100		2.0 / 0	ns, min
		XC2S150		2.0 / 0	ns, min
		XC2S200		2.1 / 0	ns, min

Notes:

- IFF = Input Flip-Flop or Latch
- 2. Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.
- 3. DLL output jitter is already included in the timing calculation.
- 4. A "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.
- For data input with different standards, adjust the setup time delay by the values shown in IOB Input Delay Adjustments for Different Standards, page 7.

Global Clock Setup and Hold for LVTTL Standard, without DLL

		S		d Grade	
Symbol	Description	Device	-6	-5	Units
T _{PSFD} / T _{PHFD}	Input Setup and Hold Time	XC2S15		2.5 / 0	ns, min
	Relative to Global Clock Input Signal for LVTTL Standard, full	XC2S30		2.5 / 0	ns, min
	delay, IFF, ⁽¹⁾ without DLL	XC2S50		2.5 / 0	ns, min
		XC2S100		2.7 / 0	ns, min
		XC2S150		2.9 / 0	ns, min
		XC2S200		3.0 / 0	ns, min

- 1. IFF = Input Flip-Flop or Latch
- 2. Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.
- 3. A "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.
- 4. For data input with different standards, adjust the setup time delay by the values shown in IOB Input Delay Adjustments for Different Standards, page 7.



IOB Input Switching Characteristics(1)

Input delays associated with the pad are specified for LVTTL levels. For other standards, adjust the delays with the values shown in **IOB Input Delay Adjustments for Different Standards**, page 7.

			Speed Grade		
Symbol	Description	Device	-6	-5	Units
Propagation Delays					
T _{IOPI}	Pad to I output, no delay	All		1.0	ns, max
T _{IOPID}	Pad to I output, with delay	XC2S15		1.8	ns, max
		XC2S30		1.8	ns, max
		XC2S50		1.8	ns, max
		XC2S100		1.8	ns, max
		XC2S150		1.8	ns, max
		XC2S200		1.8	ns, max
T _{IOPLI}	Pad to output IQ via transparent latch, no delay	All		2.0	ns, max
T _{IOPLID}	Pad to output IQ via transparent latch, with delay	XC2S15		4.5	ns, max
		XC2S30		4.5	ns, max
		XC2S50		4.5	ns, max
		XC2S100		4.5	ns, max
		XC2S150		4.7	ns, max
		XC2S200		4.7	ns, max
Sequential Delays					
T _{IOCKIQ}	Clock CLK to output IQ	All		0.8	ns, max
Setup/Hold Times w	rith Respect to Clock CLK ⁽²⁾				
T _{IOPICK} / T _{IOICKP}	Pad, no delay	All		1.9 / 0	ns, max
T _{IOPICKD} / T _{IOICKPD}	Pad, with delay ⁽¹⁾	XC2S15		4.4 / 0	ns, max
		XC2S30		4.4 / 0	ns, max
		XC2S50		4.4 / 0	ns, max
		XC2S100		4.4 / 0	ns, max
		XC2S150		4.6 / 0	ns, max
		XC2S200		4.6 / 0	ns, max
T _{IOICECK} / T _{IOCKICE}	ICE input	All		0.9 / 0.01	ns, max
Set/Reset Delays				ı	
T _{IOSRCKI}	SR input (IFF, synchronous)	All		1.2	ns, max
T _{IOSRIQ}	SR input to IQ (asynchronous)	All		1.7	ns, max
T _{GSRQ}	GSR to output IQ	All		11.7	ns, max

- 1. Input timing for LVTTL is measured at 1.4V. For other I/O standards, see the table Delay Measurement Methodology, page 10.
- 2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



IOB Input Delay Adjustments for Different Standards⁽¹⁾

		Standard	Spee	d Grade	
Symbol	Description		-6	-5	Units
Data Input Delay	Adjustments				
T _{ILVTTL}	Standard-specific data input delay	LVTTL		0	ns
T _{ILVCMOS2}	adjustments	LVCMOS2		-0.05	ns
T _{IPCI33_3}		PCI, 33 MHz, 3.3V		-0.13	ns
T _{IPCI33_5}		PCI, 33 MHz, 5.0V		0.30	ns
T _{IPCI66_3}		PCI, 66 MHz, 3.3V		-0.13	ns
T _{IGTL}		GTL		0.24	ns
T _{IGTLP}		GTL+		0.13	ns
T _{IHSTL}		HSTL		0.04	ns
T _{ISSTL2}		SSTL2		-0.09	ns
T _{ISSTL3}		SSTL3		-0.05	ns
T _{ICTT}		CTT		0.02	ns
T _{IAGP}		AGP		-0.07	ns

I. Input timing for LVTTL is measured at 1.4V. For other I/O standards, see the table Delay Measurement Methodology, page 10.



IOB Output Switching Characteristics

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays with the values shown in **IOB Output Delay Adjustments for Different Standards**, page 9.

		Spee		
Symbol	Description	-6 -5		Units
Propagation Delay	s			
T _{IOOP}	O input to Pad		3.4	ns, max
T _{IOOLP}	O input to Pad via transparent latch		4.0	ns, max
3-state Delays			-	- 1
T _{IOTHZ}	T input to Pad high-impedance ⁽¹⁾		2.3	ns, max
T _{IOTON}	T input to valid data on Pad		3.6	ns, max
T _{IOTLPHZ}	T input to Pad high-impedance via transparent latch ⁽¹⁾		2.9	ns, max
T _{IOTLPON}	T input to valid data on Pad via transparent latch		4.2	ns, max
T _{GTS}	GTS to Pad high impedance ⁽¹⁾		5.9	ns, max
Sequential Delays	S		-	- 1
T _{IOCKP}	Clock CLK to Pad		3.4	ns, max
T _{IOCKHZ}	Clock CLK to Pad high-impedance (synchronous)		2.7	ns, max
T _{IOCKON}	Clock CLK to valid data on Pad (synchronous)		4.0	ns, max
Setup/Hold Times	s with Respect to Clock CLK ⁽²⁾		1	
T _{IOOCK} / T _{IOCKO}	O input		1.3 / 0	ns, max
T _{IOOCECK} / T _{IOCKOCE}	OCE input		0.9 / 0	ns, max
T _{IOSRCKO} / T _{IOCKOSR}	SR input (OFF)		1.3 / 0	ns, max
T _{IOTCK} / T _{IOCKT}	3-state Setup Times, T input		0.9 / 0	ns, max
T _{IOTCECK} / T _{IOCKTCE}	3-state Setup Times, TCE input		1.0 / 0	ns, max
T _{IOSRCKT} / T _{IOCKTSR}	3-state Setup Times, SR input (TFF)		1.2 / 0	ns, max
Set/Reset Delays				<u> </u>
T _{IOSRP}	SR input to Pad (asynchronous)		4.4	ns, max
T _{IOSRHZ}	SR input to Pad high impedance (asynchronous)		3.7	ns, max
T _{IOTSRON}	SR input to valid data on Pad (asynchronous)		4.9	ns, max
T _{IOGSRQ}	GSR to Pad		11.7	ns, max

- 1. Three-state turn-off delays should not be adjusted.
- 2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



IOB Output Delay Adjustments for Different Standards⁽¹⁾

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays by the values shown.

	Description		Speed Grade		
Symbol		Standard	-6	-5	Units
Output Delay Adj	ustments (Adj)				
T _{OLVTTL_S2}	Standard-specific adjustments for	LVTTL, Slow, 2 mA		16.9	ns
T _{OLVTTL_S4}	output delays terminating at pads (based on standard capacitive	4 mA		8.6	ns
T _{OLVTTL_S6}	load, C _{SL})	6 mA		5.5	ns
T _{OLVTTL_S8}		8 mA		3.5	ns
T _{OLVTTL_S12}		12 mA		2.2	ns
T _{OLVTTL_S16}		16 mA		2.0	ns
T _{OLVTTL_S24}		24 mA		1.5	ns
T _{OLVTTL_F2}		LVTTL, Fast, 2 mA		15.0	ns
T _{OLVTTL_F4}		4 mA		6.1	ns
T _{OLVTTL_F6}		6 mA		3.6	ns
T _{OLVTTL_F8}		8 mA		1.2	ns
T _{OLVTTL_F12}		12 mA		0	ns
T _{OLVTTL_F16}		16 mA		-0.15	ns
T _{OLVTTL_F24}		24 mA		-0.23	ns
T _{OLVCMOS2}		LVCMOS2		0.18	ns
T _{OPCl33_3}		PCI, 33 MHz, 3.3V		2.9	ns
T _{OPCl33_5}		PCI, 33 MHz, 5.0V		3.5	ns
T _{OPCl66_3}		PCI, 66 MHz, 3.3V		-0.42	ns
T _{OGTL}		GTL		0.7	ns
T _{OGTLP}		GTL+		1.1	ns
T _{OHSTL_I}		HSTL I		-0.54	ns
T _{OHSTL_III}		HSTL III		-1.0	ns
T _{OHSTL_IV}		HSTL IV		-1.1	ns
T _{OSSTL2_I}		SSTL2 I		-0.54	ns
T _{OSSLT2_II}		SSTL2 II		-1.0	ns
T _{OSSTL3_I}		SSTL3 I		-0.54	ns
T _{OSSTL3_II}		SSTL3 II		-1.1	ns
T _{OCTT}		CTT		-0.6	ns
T _{OAGP}		AGP		-1.0	ns

Output timing is measured at 1.4V with 35 pF external capacitive load for LVTTL. For other I/O standards and different loads, see the tables Constants for Calculating T_{IOOP} and Delay Measurement Methodology, page 10.



Calculation of T_{IOOP} as a Function of Capacitance

 T_{IOOP} is the propagation delay from the O Input of the IOB to the pad. The values for T_{IOOP} are based on the standard capacitive load (C_{SL}) for each I/O standard as listed in the table **Constants for Calculating T_{IOOP}**, below.

For other capacitive loads, use the formulas below to calculate an adjusted propagation delay, T_{IOOP1}.

$$T_{IOOP1} = T_{IOOP} + Adj + (C_{LOAD} - C_{SL}) * F_{L}$$

Where:

Adj is selected from IOB Output Delay

Adjustments for Different Standards, page 9, according to the I/O standard used

CLOAD is the capacitive load for the design

F_I is the capacitance scaling factor

Constants for Calculating T_{IOOP}

Standard	C _{SL} ⁽¹⁾ (pF)	F _L (ns/pF)
LVTTL Fast Slew Rate, 2 mA drive	35	0.41
LVTTL Fast Slew Rate, 4 mA drive	35	0.20
LVTTL Fast Slew Rate, 6 mA drive	35	0.13
LVTTL Fast Slew Rate, 8 mA drive	35	0.079
LVTTL Fast Slew Rate, 12 mA drive	35	0.044
LVTTL Fast Slew Rate, 16 mA drive	35	0.043
LVTTL Fast Slew Rate, 24 mA drive	35	0.033
LVTTL Slow Slew Rate, 2 mA drive	35	0.41
LVTTL Slow Slew Rate, 4 mA drive	35	0.20
LVTTL Slow Slew Rate, 6 mA drive	35	0.100
LVTTL Slow Slew Rate, 8 mA drive	35	0.086
LVTTL Slow Slew Rate, 12 mA drive	35	0.058
LVTTL Slow Slew Rate, 16 mA drive	35	0.050
LVTTL Slow Slew Rate, 24 mA drive	35	0.048
LVCMOS2	35	0.041
PCI 33 MHz 5V	50	0.050
PCI 33 MHZ 3.3V	10	0.050
PCI 66 MHz 3.3V	10	0.033
GTL	0	0.014
GTL+	0	0.017
HSTL Class I	20	0.022
HSTL Class III	20	0.016

Constants for Calculating T_{IOOP} (Continued)

Standard	C _{SL} ⁽¹⁾ (pF)	F _L (ns/pF)
HSTL Class IV	20	0.014
SSTL2 Class I	30	0.028
SSTL2 Class II	30	0.016
SSTL3 Class I	30	0.029
SSTL3 Class II	30	0.016
СТТ	20	0.035
AGP	10	0.037

Notes:

- I/O parameter measurements are made with the capacitance values shown above.
- 2. I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.

Delay Measurement Methodology

Standard	V _L ⁽¹⁾ V _H ⁽¹⁾		Meas. Point	V _{REF} Typ ⁽²⁾
LVTTL	0	3	1.4	-
LVCMOS2	0	2.5	1.125	-
PCI33_5	Pe	r PCI Spec	•	-
PCI33_3	Pe	r PCI Spec		-
PCI66_3	Per PCI Spec			-
GTL	V _{REF} - 0.2	V _{REF} + 0.2	V_{REF}	0.80
GTL+	V _{REF} - 0.2	V _{REF} + 0.2	V_{REF}	1.0
HSTL Class I	V _{REF} - 0.5	V _{REF} + 0.5	V_{REF}	0.75
HSTL Class III	V _{REF} - 0.5	V _{REF} + 0.5	V_{REF}	0.90
HSTL Class IV	V _{REF} - 0.5	V _{REF} + 0.5	V_{REF}	0.90
SSTL3 I and II	V _{REF} – 1.0	V _{REF} + 1.0	V_{REF}	1.5
SSTL2 I and II	V _{REF} - 0.75	V _{REF} + 0.75	V_{REF}	1.25
CTT	V _{REF} - 0.2	V _{REF} + 0.2	V _{REF}	1.5
AGP	V _{REF} – (0.2xV _{CCO})	V _{REF} + (0.2xV _{CCO})	V _{REF}	Per AGP Spec

- Input waveform switches between V_L and V_H.
- Measurements are made at V_{REF} Typ, Maximum, and Minimum. Worst-case values are reported.
- I/O parameter measurements are made with the capacitance values shown in the previous table, Constants for Calculating T_{IOOP}.
- 4. I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.



Clock Distribution Guidelines⁽¹⁾

			Speed Grade				
Symbol	Description	Device	-6	-5	Units		
GCLK Clock Skew							
T _{GSKEWIOB} Global Clock Skew between IOB	XC2S15		0.14	ns, max			
	flip-flops	XC2S30		0.14	ns, max		
		XC2S50		0.14	ns, max		
		XC2S100		0.15	ns, max		
	XC2S150		0.15	ns, max			
		XC2S200		0.16	ns, max		

Notes:

Clock Distribution Switching Characteristics

		Speed Grade				
Symbol	Description	-6	-5	Units		
GCLK IOB and Buf	GCLK IOB and Buffer					
T _{GPIO}	Global Clock PAD to output		0.8	ns, max		
T _{GIO}	Global Clock Buffer I input to O output		0.8	ns, max		

I/O Standard Global Clock Input Adjustments

			Spee	d Grade	l lmita
Symbol	Description	Standard	-6	-5	- Units
Data Input Delay	Adjustments				
T _{GPLVTTL}	Standard-specific global clock	LVTTL		0	ns, max
T _{GPLVCMOS2}	input delay adjustments	LVCMOS2		-0.05	ns, max
T _{GPPCl33_3}		PCI, 33 MHz, 3.3V		-0.13	ns, max
T _{GPPCl33_5}		PCI, 33 MHz, 5.0V		0.30	ns, max
T _{GPPCI66_3}		PCI, 66 MHz, 3.3V		-0.13	ns, max
T _{GPGTL}		GTL		0.9	ns, max
T _{GPGTLP}		GTL+		0.8	ns, max
T _{GPHSTL}		HSTL		0.7	ns, max
T _{GPSSTL2}		SSTL2		0.51	ns, max
T _{GPSSTL3}		SSTL3		0.55	ns, max
T _{GPCTT}		CTT		0.7	ns, max
T _{GPAGP}		AGP		0.53	ns, max

These clock distribution delays are provided for guidance only. They reflect the delays encountered in a typical design under worst-case conditions. Precise values for a particular design are provided by the timing analyzer.

^{1.} Input timing for GPLVTTL is measured at 1.4V. For other I/O standards, see the table Delay Measurement Methodology, page 10.



DLL Timing Parameters

Switching parameters testing is modeled after testing methods specified by MIL-M-38510/605; all devices are 100 percent functionally tested. Because of the difficulty in directly measuring many internal timing parameters, those parame-

ters are derived from benchmark timing patterns. The following guidelines reflect worst-case values across the recommended operating conditions.

		Speed Grade				
			-6		-5	
Symbol	Description	Min	Max	Min	Max	Units
F _{CLKINHF}	Input Clock Frequency (CLKDLLHF)			60	180	MHz
F _{CLKINLF}	Input Clock Frequency (CLKDLL)			25	90	MHz
T _{DLLPWHF}	Input Clock Pulse Width (CLKDLLHF)			2.4	-	ns
T _{DLLPWLF}	Input Clock Pulse Width (CLKDLL)			3.0	-	ns

Notes:

DLL Clock Tolerance, Jitter, and Phase Information (1)

All DLL output jitter and phase specifications were determined through statistical measurement at the package pins using a clock mirror configuration and matched drivers.

Figure 1, page 13, provides definitions for various parameters in the table below.


			CLK	LLHF	CLK	DLL	
Symbol	Description	F _{CLKIN}	Min	Max	Min	Max	Units
T _{IPTOL}	Input Clock Period Tolerance		-	1.0	-	1.0	ns
T _{IJITCC}	Input Clock Jitter Tolerance (Cycle to Cycle)		-	±150	-	±300	ps
T _{LOCK}	Time Required for DLL to Acquire Lock	> 60 MHz	-	20	-	20	μs
		50-60 MHz	-	-	-	25	μs
		40-50 MHz	-	-	-	50	μs
		30-40 MHz	-	-	-	90	μs
		25-30 MHz	-	-	-	120	μs
T _{OJITCC}	Output Jitter (cycle-to-cycle) for any DLL Clock	Output ⁽²⁾	-	±60	-	±60	ps
T _{PHIO}	Phase Offset between CLKIN and CLKO ⁽³⁾		-	±100	-	±100	ps
T _{PHOO}	Phase Offset between Clock Outputs on the DLL ⁽⁴⁾		-	±140	-	±140	ps
T _{PHIOM}	Maximum Phase Difference between CLKIN and CLKO ⁽⁵⁾		-	±160	-	±160	ps
T _{PHOOM}	Maximum Phase Difference between Clock Outp	outs on the DLL ⁽⁶⁾	-	±200	-	±200	ps

- 1. All numbers in this table are Advance information.
- 2. Output Jitter is cycle-to-cycle jitter measured on the DLL output clock, excluding input clock jitter.
- Phase Offset between CLKIN and CLKO is the worst-case fixed time difference between rising edges of CLKIN and CLKO, excluding Output Jitter and input clock jitter.
- 4. Phase Offset between Clock Outputs on the DLL is the worst-case fixed time difference between rising edges of any two DLL outputs, excluding Output Jitter and input clock jitter.
- Maximum Phase Difference between CLKIN an CLKO is the sum of Output Jitter and Phase Offset between CLKIN and CLKO, or the greatest difference between CLKIN and CLKO rising edges due to DLL alone (excluding input clock jitter).
- 6. **Maximum Phase Difference between Clock Outputs on the DLL** is the sum of Output Jitter and Phase Offset between any DLL clock outputs, or the greatest difference between any two DLL output rising edges due to DLL alone (*excluding* input clock jitter).
- All specifications correspond to Commercial Operating Temperatures (0°C to +85°C).

All specifications correspond to Commercial Operating Temperatures (0°C to + 85°C).



Period Tolerance: the allowed input clock period change in nanoseconds.



Output Jitter: the difference between an ideal reference clock edge and the actual design.

Phase Offset and Maximum Phase Difference

Actual Period

Actual Period

Phase Difference

+ Phase Offset

DS001_52_090800

Figure 1: Period Tolerance and Clock Jitter



CLB Switching Characteristics

Delays originating at F/G inputs vary slightly according to the input used. The values listed below are worst-case. Precise values are provided by the timing analyzer.

		Spee	d Grade		
Symbol	Description	-6	-5	Units	
Combinatorial Dela	ays				
T _{ILO}	4-input function: F/G inputs to X/Y outputs		0.7	ns, max	
T _{IF5}	5-input function: F/G inputs to F5 output		0.9	ns, max	
T _{IF5X}	5-input function: F/G inputs to X output		1.1	ns, max	
T _{IF6Y}	6-input function: F/G inputs to Y output via F6 MUX		1.1	ns, max	
T _{F5INY}	6-input function: F5IN input to Y output		0.38	ns, max	
T _{IFNCTL}	Incremental delay routing through transparent latch to XQ/YQ outputs		0.9	ns, max	
T _{BYYB}	BY input to YB output		0.7	ns, max	
Sequential Delays				1	
T _{CKO}	FF Clock CLK to XQ/YQ outputs		1.3	ns, max	
T _{CKLO}	Latch Clock CLK to XQ/YQ outputs		1.5	ns, max	
Setup/Hold Times	with Respect to Clock CLK ⁽¹⁾				
T _{ICK} / T _{CKI}	4-input function: F/G inputs		1.4 / 0	ns, max	
T _{IF5CK} / T _{CKIF5}	5-input function: F/G inputs		1.8 / 0	ns, max	
T _{F5INCK} / T _{CKF5IN}	6-input function: F5IN input		1.1 / 0	ns, max	
T _{IF6CK} / T _{CKIF6}	6-input function: F/G inputs via F6 MUX		1.8 / 0	ns, max	
T _{DICK} / T _{CKDI}	BX/BY inputs		0.8 / 0	ns, max	
T _{CECK} / T _{CKCE}	CE input		0.9 / 0	ns, max	
T _{RCK} / T _{CKR}	SR/BY inputs (synchronous)		0.8 / 0	ns, max	
Clock CLK					
T _{CH}	Minimum Pulse Width, High		1.9	ns, max	
T _{CL}	Minimum Pulse Width, Low		1.9	ns, max	
Set/Reset				1	
T _{RPW}	Minimum Pulse Width, SR/BY inputs		3.1	ns, max	
T _{RQ}	Delay from SR/BY inputs to XQ/YQ outputs (asynchronous)		1.3	ns, max	
T _{IOGSRQ}	Delay from GSR to XQ/YQ outputs		11.7	ns, max	
F _{TOG}	Toggle Frequency (for export control)		263	MHz	

^{1.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



CLB Arithmetic Switching Characteristics

Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment listed. Precise values are provided by the timing analyzer.

		Spee		
Symbol	Description	-6	-5	Units
Combinatorial De	elays			"
T _{OPX}	F operand inputs to X via XOR		0.9	ns, max
T _{OPXB}	F operand input to XB output		1.5	ns, max
T _{OPY}	F operand input to Y via XOR		2.0	ns, max
T _{OPYB}	F operand input to YB output		2.0	ns, max
T _{OPCYF}	F operand input to COUT output		1.5	ns, max
T _{OPGY}	G operand inputs to Y via XOR		1.1	ns, max
T _{OPGYB}	G operand input to YB output		2.0	ns, max
T _{OPCYG}	G operand input to COUT output		1.4	ns, max
T _{BXCY}	BX initialization input to COUT		1.0	ns, max
T _{CINX}	CIN input to X output via XOR		0.47	ns, max
T _{CINXB}	CIN input to XB		0.05	ns, max
T _{CINY}	CIN input to Y via XOR		0.55	ns, max
T _{CINYB}	CIN input to YB		0.7	ns, max
T _{BYP}	CIN input to COUT output		0.10	ns, max
Multiplier Operat	ion	,		1
T _{FANDXB}	F1/2 operand inputs to XB output via AND		0.43	ns, max
T _{FANDYB}	F1/2 operand inputs to YB output via AND		1.0	ns, max
T _{FANDCY}	F1/2 operand inputs to COUT output via AND		0.52	ns, max
T _{GANDYB}	G1/2 operand inputs to YB output via AND		0.6	ns, max
T _{GANDCY}	G1/2 operand inputs to COUT output via AND		0.16	ns, max
Setup/Hold Time:	s with Respect to Clock CLK ⁽¹⁾	'	·	1
T _{CCKX} / T _{CKCX}	CIN input to FFX		1.2 / 0	ns, max
T _{CCKY} / T _{CKCY}	CIN input to FFY		1.3 / 0	ns, max

^{1.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



CLB Distributed RAM and Shift Register Switching Characteristics

Symbol		Spee		
	Description	-6	-5	Units
Sequential Delay	s (includes Shift-Register Mode)			
T _{SHCKO}	Clock CLK to X/Y outputs (WE active)		2.6	ns, max
Setup/Hold Times	s with Respect to Clock CLK ⁽¹⁾			1
T _{AS} / T _{AH}	F/G address inputs		0.7 / 0	ns, max
T _{DS} / T _{DH}	BX/BY data inputs (DIN)		0.9 / 0	ns, max
T _{WS} / T _{WH}	CE input (WS)		1.0 / 0	ns, max
Shift-Register Mo	ode			- 1
T _{SHDICK}	BX/BY data inputs (DIN)		0.9	ns, max
T _{SHCECK}	BX/BY data inputs (DIN)		1.0	ns, max
Clock CLK				1
T _{WPH}	Minimum Pulse Width, High		2.9	ns, max
T _{WPL}	Minimum Pulse Width, Low		2.9	ns, max
T _{WC}	Minimum clock period to meet address write cycle time		5.8	ns, max
Shift-Register Mo	ode		- 1	- 1
T _{SRPH}	Minimum Pulse Width, High		2.9	ns, max
T _{SRPL}	Minimum Pulse Width, Low		2.9	ns, max

^{1.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



Block RAM Switching Characteristics

		Speed Grade		
Symbol	Description	-6	-5	Units
Sequential Delays		·		
T _{BCKO}	Clock CLK to DOUT output 4.0		4.0	ns, max
Setup/Hold Times	with Respect to Clock CLK ⁽¹⁾	,		
T _{BACK} / T _{BCKA} ADDR inputs		1.4 / 0	ns, max	
T _{BDCK} / T _{BCKD}	DIN inputs		1.4 / 0	ns, max
T _{BECK} / T _{BCKE} EN inputs		3.2 / 0		ns, max
T _{BRCK} / T _{BCKR}	RST input	2.9 / 0 ns, ma		ns, max
T _{BWCK} / T _{BCKW}	, WEN input 2.8 / 0		ns, max	
Clock CLK		,		
T _{BPWH}	Minimum Pulse Width, High		ns, max	
T _{BPWL}	Minimum Pulse Width, Low		1.9	ns, max
T _{BCCS}	CLKA -> CLKB setup time for different ports	ferent ports 4.0 ns, max		

Notes:

TBUF Switching Characteristics

		Speed Grade		
Symbol	Description	-6	-5	Units
Combinatorial Delays				
T _{IO}	IN input to OUT output		0 ns, ma	
T _{OFF}	TRI input to OUT output high-impedance	0.12 ns, max		ns, max
T _{ON}	TRI input to valid data on OUT output 0.12 ns		ns, max	

JTAG Test Access Port Switching Characteristics

		Speed	d Grade	
Symbol	Description	-6	-5	Units
T _{TAPTCK}	TMS and TDI Setup times before TCK		4.0	ns, max
T _{TCKTAP}	TMS and TDI Hold times after TCK		2.0	ns, max
T _{TCKTDO}	Output delay from clock TCK to output TDO		11.0	ns, max
F _{TCK}	Maximum TCK clock frequency		33	MHz, max

^{1.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



Revision History

Version No.	Date	Description
2.0	09/18/00	Sectioned the Spartan-II Family data sheet into four modules. Updated timing to reflect the latest speed files. Added current supply numbers and XC2S200 -5 timing numbers. Approved -5 timing numbers as preliminary information with exceptions as noted.

The Spartan-II Family Data Sheet

DS001-1, Spartan-II 2.5V FPGA Family: Introduction and Ordering Information (Module 1)

DS001-2, Spartan-II 2.5V FPGA Family: Functional Description (Module 2)

DS001-3, Spartan-II 2.5V FPGA Family: DC and Switching Characteristics (Module 3)

DS001-4, Spartan-II 2.5V FPGA Family: Pinout Tables (Module 4)