


Features

- ❑ High-speed, single-LAB MAX 5000 EPLD
 - t_{PD} as fast as 15 ns
 - Counter frequencies up to 100 MHz
 - Pipelined data rates up to 100 MHz
- ❑ 16 individually configurable macrocells
- ❑ 32 shareable expander product terms (“expanders”) allowing 36 product terms in a single macrocell
- ❑ 24-mA output drivers to allow direct interfacing to system buses
- ❑ Programmable I/O architecture allowing up to 16 inputs or 8 outputs
- ❑ Available in 20-pin, windowed ceramic and plastic one-time-programmable (OTP) packages (see Figure 8):
 - Dual in-line (CerDIP and PDIP)
 - Small-outline integrated circuit (plastic SOIC only)

Figure 8. EPM5016 Package Pin-Out Diagrams

Package outlines not drawn to scale. Windows in ceramic packages only.



General Description

The Altera EPM5016 is a MAX 5000 EPLD optimized for speed. It can integrate multiple SSI and MSI TTL and CMOS logic devices. In addition, the EPM5016 can replace any 20-pin PAL or PLA device with logic left over for further integration. The EPM5016 contains 16 macrocells; the expander product-term array provides 32 expanders. The I/O control block contains 8 bidirectional I/O pins that can be configured for dedicated input, dedicated output, or bidirectional operation. All I/O pins feature dual feedback for maximum pin flexibility. See Figure 9.



Figure 9. EPM5016 Block Diagram

Figure 10 shows the output drive characteristics of EPM5016 I/O pins and typical supply current (I_{CC}) versus frequency for the EPM5016.

Figure 10. EPM5016 Maximum Output Drive Characteristics & I_{CC} vs. Frequency

Absolute Maximum Ratings See *Operating Requirements for Altera Devices* in this data book.

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	Supply voltage	With respect to GND	-2.0	7.0	V
V_{PP}	Programming supply voltage	Note (1)	-2.0	13.5	V
V_I	DC input voltage		-2.0	7.0	V
I_{MAX}	DC V_{CC} or GND current			200	mA
I_{OUT}	DC output current, per pin		-25	25	mA
P_D	Power dissipation			1000	mW
T_{STG}	Storage temperature	No bias	-65	150	°C
T_{AMB}	Ambient temperature	Under bias	-65	135	°C
T_J	Junction temperature	Under bias		150	°C

Recommended Operating Conditions Note (2)

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	Supply voltage		4.75 (4.5)	5.25 (5.5)	V
V_I	Input voltage		0	V_{CC}	V
V_O	Output voltage		0	V_{CC}	V
T_A	Operating temperature	For commercial use	0	70	°C
T_A	Operating temperature	For industrial use	-40	85	°C
t_R	Input rise time			100	ns
t_F	Input fall time			100	ns

DC Operating Conditions Notes (2), (3), (4)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IH}	High-level input voltage		2.0		$V_{CC} + 0.3$	V
V_{IL}	Low-level input voltage		-0.3		0.8	V
V_{OH}	High-level TTL output voltage	$I_{OH} = -12$ mA DC	2.4			V
V_{OL}	Low-level output voltage	$I_{OL} = 24$ mA DC			0.5	V
I_I	Input leakage current	$V_I = V_{CC}$ or GND	-10		10	μA
I_{OZ}	Tri-state output off-state current	$V_O = V_{CC}$ or GND	-40		40	μA
I_{CC1}	V_{CC} supply current (standby)	$V_I = V_{CC}$ or GND, Note (5)		80	110 (150)	mA
I_{CC3}	V_{CC} supply current (active)	$V_I = V_{CC}$ or GND, No load, $f = 1.0$ MHz, Note (5)		85	115 (175)	mA

Capacitance

Symbol	Parameter	Conditions	Min	Max	Unit
C_{IN}	Input capacitance	$V_{IN} = 0$ V, $f = 1.0$ MHz		10	pF
C_{OUT}	Output capacitance	$V_{OUT} = 0$ V, $f = 1.0$ MHz		12	pF

AC Operating Conditions *Note (4)*

External Timing Parameters			EPM5016-15		EPM5016-17		EPM5016-20		
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Unit
t_{PD1}	Input to non-registered output	$C1 = 35 \text{ pF}$		15		17		20	ns
t_{PD2}	I/O input to non-registered output			15		17		20	ns
t_{SU}	Global clock setup time		6		8		11		ns
t_H	Global clock hold time		0		0		0		ns
t_{CO1}	Global clock to output delay	$C1 = 35 \text{ pF}$		9		11		13	ns
t_{CH}	Global clock high time		5		6		8		ns
t_{CL}	Global clock low time		5		6		8		ns
t_{ASU}	Array clock setup time		4		5		6		ns
t_{AH}	Array clock hold time		4		5		6		ns
t_{ACO1}	Array clock to output delay	$C1 = 35 \text{ pF}$		13		15		18	ns
t_{ACH}	Array clock high time	<i>Note (6)</i>	4		5		7		ns
t_{ACL}	Array clock low time		6		7		9		ns
t_{CNT}	Minimum global clock period			10		12		16	ns
f_{CNT}	Max. internal global clock frequency	<i>Note (5)</i>	100		83.3		62.5		MHz
t_{ACNT}	Minimum array clock period			10		12		16	ns
f_{ACNT}	Max. internal array clock frequency	<i>Note (5)</i>	100		83.3		62.5		MHz
f_{MAX}	Maximum clock frequency	<i>Note (7)</i>	100		83.3		62.5		MHz

Internal Timing Parameters <i>Note (8)</i>			EPM5016-15		EPM5016-17		EPM5016-20		
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Unit
t_{IN}	Input pad and buffer delay			2		4		4	ns
t_{IO}	I/O input pad and buffer delay			2		4		4	ns
t_{EXP}	Expander array delay			5		8		10	ns
t_{LAD}	Logic array delay			8		8		10	ns
t_{LAC}	Logic control array delay			4		5		7	ns
t_{OD}	Output buffer and pad delay	$C1 = 35 \text{ pF}$		4		4		5	ns
t_{ZX}	Output buffer enable delay			7		7		8	ns
t_{XZ}	Output buffer disable delay	$C1 = 5 \text{ pF}$		7		7		8	ns
t_{SU}	Register setup time		0		2		4		ns
t_{LATCH}	Flow-through latch delay			1		1		1	ns
t_{RD}	Register delay			1		1		1	ns
t_{COMB}	Combinatorial delay			1		1		1	ns
t_H	Register hold time		6		6		7		ns
t_{IC}	Array clock delay			6		6		8	ns
t_{ICS}	Global clock delay			2		2		3	ns
t_{FD}	Feedback delay			1		1		1	ns
t_{PRE}	Register preset time			5		6		6	ns
t_{CLR}	Register clear time			5		6		6	ns

Notes to tables:

- (1) Minimum DC input is -0.3 V . During transitions, the inputs may undershoot to -2.0 V or overshoot to 7.0 V for periods shorter than 20 ns under no-load conditions.
- (2) Numbers in parentheses are for military- and industrial-temperature-range versions.
- (3) Typical values are for $T_A = 25^\circ\text{ C}$ and $V_{CC} = 5\text{ V}$.
- (4) Operating conditions: $V_{CC} = 5\text{ V} \pm 5\%$, $T_A = 0^\circ\text{ C}$ to 70° C for commercial use.
 $V_{CC} = 5\text{ V} \pm 10\%$, $T_A = -40^\circ\text{ C}$ to 85° C for industrial use.
- (5) Measured with a device programmed as a 16-bit counter. I_{CC} measured at 0° C .
- (6) This parameter is measured with a positive-edge-triggered Clock at the register. For negative-edge clocking, the t_{ACH} and t_{ACL} parameters must be swapped.
- (7) The f_{MAX} values represent the highest frequency for pipelined data.
- (8) For information on internal timing parameters, refer to *Application Brief 100 (Understanding EPLD Timing)* in this data book.

Product Availability

Product Grade		Availability
Commercial Temp.	(0° C to 70° C)	EPM5016-15, EPM5016-17, EPM5016-20
Industrial Temp.	(-40° C to 85° C)	EPM5016-20
Military Temp.	(-55° C to 125° C)	Consult factory