


EPM5032 EPLD

Features

- ❑ High-speed, single-LAB MAX 5000 EPLD
 - t_{PD} as fast as 15 ns
 - Counter frequencies up to 77 MHz
 - Pipelined data rates up to 83 MHz
- ❑ 32 individually configurable macrocells
- ❑ 64 shareable expander product terms (“expanders”) allowing 68 product terms on a single macrocell
- ❑ Programmable I/O architecture allowing up to 24 inputs or 16 outputs
- ❑ Available in 28-pin windowed ceramic and plastic one-time-programmable (OTP) packages (see Figure 11):
 - Dual in-line (CerDIP and PDIP)
 - J-lead chip carrier (JLCC and PLCC)

Figure 11. EPM5032 Package Pin-Out Diagrams

Package outlines not drawn to scale. Windows in ceramic packages only.



General Description

The Altera EPM5032 EPLD is a MAX 5000 EPLD optimized for speed. It can integrate multiple SSI and MSI TTL and CMOS logic devices. In addition, the EPM5032 can replace multiple 20-pin PAL or PLA devices with logic left over for further integration. The EPM5032 contains 32 macrocells; the expander product-term array provides 64 expanders. The I/O control block contains 16 bidirectional I/O pins that can be configured for dedicated input, dedicated output, or bidirectional operation. All I/O pins feature dual feedback for maximum pin flexibility. See Figure 12.

4
MAX 5000/
EPS464

Figure 12. EPM5032 Block Diagram

Numbers without parentheses are for DIP packages. Numbers in parentheses are for J-lead packages.





Figure 13 shows the output drive characteristics of EPM5032 I/O pins and typical supply current (I_{CC}) versus frequency for the EPM5032.

Figure 13. EPM5032 Maximum Output Drive Characteristics & I_{CC} vs. Frequency



Absolute Maximum Ratings See *Operating Requirements for Altera Devices* in this data book.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply voltage	With respect to GND	-2.0	7.0	V
V _{PP}	Programming supply voltage	<i>Note (1)</i>	-2.0	13.5	V
V _I	DC input voltage		-2.0	7.0	V
I _{MAX}	DC V _{CC} or GND current				300
I _{OUT}	DC output current, per pin		-25	25	mA
P _D	Power dissipation			1500	mW
T _{STG}	Storage temperature	No bias	-65	150	°C
T _{AMB}	Ambient temperature	Under bias, <i>Note (2)</i>	-65 [-55]	150 [125]	°C
T _J	Junction temperature	Under bias, <i>Note (2)</i>		150 [175]	°C

Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply voltage	<i>Note (3)</i>	4.75 (4.5)	5.25 (5.5)	V
V _I	Input voltage		0	V _{CC}	V
V _O	Output voltage		0	V _{CC}	V
T _A	Operating temperature	For commercial use	0	70	°C
T _A	Operating temperature	For industrial use	-40	85	°C
T _C	Case temperature	For military use	-55	125	°C
t _R	Input rise time			100	ns
t _F	Input fall time			100	ns

DC Operating Conditions

Notes (4), (5)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{IH}	High-level input voltage	<i>Note (2)</i>	2.0 [2.2]		V _{CC} + 0.3	V
V _{IL}	Low-level input voltage		-0.3		0.8	V
V _{OH}	High-level TTL output voltage	I _{OH} = -4 mA DC	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 8 mA DC			0.45	V
I _I	Input leakage current	V _I = V _{CC} or GND	-10		10	μA
I _{OZ}	Tri-state output off-state current	V _O = V _{CC} or GND	-40		40	μA
I _{CC1}	V _{CC} supply current (standby)	V _I = V _{CC} or GND, <i>Notes (3), (6)</i>		120	150 (200)	mA
I _{CC3}	V _{CC} supply current (active)	V _I = V _{CC} or GND, No load, f = 1.0 MHz, <i>Notes (3), (6)</i>		125	155 (225)	mA

Capacitance

Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V, f = 1.0 MHz		10	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		12	pF

AC Operating Conditions Note (5)

External Timing Parameters			EPM5032-15		EPM5032-17		EPM5032-20		EPM5032-25		
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t_{PD1}	Input to non-registered output	C1 = 35 pF		15		17		20		25	ns
t_{PD2}	I/O input to non-registered output			15		17		20		25	ns
t_{SU}	Global clock setup time		9		10		12		15		ns
t_H	Global clock hold time		0		0		0		0		ns
t_{CO1}	Global clock to output delay	C1 = 35 pF		10		10		12		15	ns
t_{CH}	Global clock high time		6		6		7		8		ns
t_{CL}	Global clock low time		6		6		7		8		ns
t_{ASU}	Array clock setup time		5		5		6		8		ns
t_{AH}	Array clock hold time		5		5		6		8		ns
t_{ACO1}	Array clock to output delay	C1 = 35 pF		15		15		18		22	ns
t_{ACH}	Array clock high time	Note (7)	6		6		7		9		ns
t_{ACL}	Array clock low time		7		8		9		11		ns
t_{CNT}	Minimum global clock period			13		14		16		20	ns
f_{CNT}	Max. internal global clock frequency	Note (6)	76.9		71.4		62.5		50		MHz
t_{ACNT}	Minimum array clock period			13		14		16		20	ns
f_{ACNT}	Max. internal array clock frequency	Note (6)	76.9		71.4		62.5		50		MHz
f_{MAX}	Maximum clock frequency	Note (8)	83.3		83.3		71.4		62.5		MHz

Internal Timing Parameters Note (9)			EPM5032-15		EPM5032-17		EPM5032-20		EPM5032-25		
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t_{IN}	Input pad and buffer delay			3		3		5		7	ns
t_{IO}	I/O input pad and buffer delay			3		3		5		7	ns
t_{EXP}	Expander array delay			8		8		10		15	ns
t_{LAD}	Logic array delay			7		9		10		13	ns
t_{LAC}	Logic control array delay			4		4		4		4	ns
t_{OD}	Output buffer and pad delay	C1 = 35 pF		4		4		4		4	ns
t_{ZX}	Output buffer enable delay				7		7		7		7
t_{XZ}	Output buffer disable delay	C1 = 5 pF		7		7		7		7	ns
t_{SU}	Register setup time		4		3		4		5		ns
t_{LATCH}	Flow-through latch delay			1		1		1		1	ns
t_{RD}	Register delay			1		1		1		1	ns
t_{COMB}	Combinatorial delay			1		1		1		1	ns
t_H	Register hold time		5		7		8		10		ns
t_{IC}	Array clock delay			7		7		8		10	ns
t_{ICS}	Global clock delay			2		2		2		3	ns
t_{FD}	Feedback delay			1		1		1		1	ns
t_{PRE}	Register preset time			5		5		6		9	ns
t_{CLR}	Register clear time			5		5		6		9	ns

Notes to tables:

- (1) Minimum DC input is -0.3 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 7.0 V for periods shorter than 20 ns under no-load conditions.
- (2) Numbers in brackets are for MIL-STD-883-compliant versions only.
- (3) Numbers in parentheses are for military- and industrial-temperature-range versions, as well as for MIL-STD-883-compliant versions.
- (4) Typical values are for $T_A = 25^\circ$ C and $V_{CC} = 5$ V.
- (5) Operating conditions: $V_{CC} = 5$ V \pm 5%, $T_A = 0^\circ$ C to 70° C for commercial use.
 $V_{CC} = 5$ V \pm 10%, $T_A = -40^\circ$ C to 85° C for industrial use.
 $V_{CC} = 5$ V \pm 10%, $T_C = -55^\circ$ C to 125° C for military use.
- (6) Measured with a device programmed as a 32-bit counter. I_{CC} measured at 0° C.
- (7) This parameter is measured with a positive-edge-triggered Clock at the register. For negative-edge clocking, the t_{ACH} and t_{ACL} parameters must be swapped.
- (8) The f_{MAX} values represent the highest frequency for pipelined data.
- (9) For information on internal timing parameters, refer to *Application Brief 100 (Understanding EPLD Timing)* in this data book.

Product Availability

Product Grade		Availability
Commercial Temp.	(0° C to 70° C)	EPM5032-15, EPM5032-17, EPM5032-20, EPM5032-25
Industrial Temp.	(-40° C to 85° C)	EPM5032-25
Military Temp.	(-55° C to 125° C)	EPM5032-25
MIL-STD-883-Compliant	Note (1)	See <i>Military Products</i> in this data book.

Note:

- (1) MIL-STD-883-compliant product specifications are provided in this data book and in Military Product Drawings (MPDs). However, only MPDs should be used to prepare Source Control Drawings (SCDs). MPDs are available from Altera Marketing at (408) 894-7000.