



This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Arria<sup>®</sup> 10 devices.

Arria 10 devices are offered in extended and industrial grades. Extended devices are offered in –E1 (fastest), –E2, and –E3 speed grades. Industrial grade devices are offered in the –I1, –I2, and –I3 speed grades.

The suffix after the speed grade denotes the power options offered in Arria 10 devices.

- L—Low static power
- S—Standard power
- M—Enabled with the  $V_{CC}$  PowerManager feature (you can power  $V_{CC}$  and  $V_{CCP}$  at nominal voltage of 0.90 V or lower voltage of 0.83 V)

#### Related Information

#### [Arria 10 Device Overview](#)

Provides more information about the densities and packages of devices in the Arria 10 family.

## Electrical Characteristics

The following sections describe the operating conditions and power consumption of Arria 10 devices.

## Operating Conditions

Arria 10 devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Arria 10 devices, you must consider the operating requirements described in this section.

## Absolute Maximum Ratings

This section defines the maximum operating conditions for Arria 10 devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

**Caution:** Conditions outside the range listed in the following table may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

**Table 1: Absolute Maximum Ratings for Arria 10 Devices—Preliminary**

Symbol	Description	Condition	Minimum	Maximum	Unit
$V_{CC}$	Core voltage power supply	—	-0.50	1.21	V
$V_{CCP}$	Periphery circuitry and transceiver fabric interface power supply	—	-0.50	1.21	V
$V_{CCERAM}$	Embedded memory power supply	—	-0.50	1.36	V
$V_{CCPT}$	Power supply for programmable power technology and I/O pre-driver	—	-0.50	2.46	V
$V_{CCBAT}$	Battery back-up power supply for design security volatile key register	—	-0.50	2.46	V
$V_{CCPGM}$	Configuration pins power supply	—	-0.50	2.46	V
$V_{CCIO}$	I/O buffers power supply	3 V I/O	-0.50	4.10	V
		LVDS I/O	-0.50	2.46	V
$V_{CCA\_PLL}$	Phase-locked loop (PLL) analog power supply	—	-0.50	2.46	V
$V_{CCT\_GXB}$	Transmitter power	—	-0.50	1.34	V
$V_{CCR\_GXB}$	Receiver power	—	-0.50	1.34	V
$V_{CCH\_GXB}$	Transmitter output buffer power	—	-0.50	2.46	V
$V_{CCL\_HPS}$	HPS core voltage and periphery circuitry power supply	—	-0.50	1.27	V
$V_{CCIO\_HPS}$	HPS I/O buffers power supply	3 V I/O	-0.50	4.10	V
		LVDS I/O	-0.50	2.46	V
$V_{CCIOREF\_HPS}$	HPS I/O pre-driver power supply	—	-0.50	2.46	V

Symbol	Description	Condition	Minimum	Maximum	Unit
V <sub>CCPLL_HPS</sub>	HPS PLL power supply	—	-0.50	2.46	V
I <sub>OUT</sub>	DC output current per pin	—	-25	25	mA
T <sub>J</sub>	Operating junction temperature	—	-55	125	°C
T <sub>STG</sub>	Storage temperature (no bias)	—	-65	150	°C

### Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage listed in the following table and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 2.70 V for LVDS I/O can only be at 2.70 V for ~4% over the lifetime of the device.

**Table 2: Maximum Allowed Overshoot During Transitions for Arria 10 Devices—Preliminary**

This table lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The LVDS I/O values are applicable to the V<sub>REFP\_ADC</sub> and V<sub>REFN\_ADC</sub> I/O pins.

Symbol	Description	Condition (V)		Overshoot Duration as % at T <sub>J</sub> = 100°C	Unit
		LVDS I/O	3 V I/O		
Vi (AC)	AC input voltage	2.50	3.80	100	%
		2.55	3.85	42	%
		2.60	3.90	18	%
		2.65	3.95	9	%
		2.70	4.00	4	%
		> 2.70	> 4.00	No overshoot allowed	%

### Recommended Operating Conditions

This section lists the functional operation limits for the AC and DC parameters for Arria 10 devices.

## Recommended Operating Conditions

Table 3: Recommended Operating Conditions for Arria 10 Devices—Preliminary

This table lists the steady-state voltage values expected from Arria 10 devices. Power supply ramps must all be strictly monotonic, without plateaus.

Symbol	Description	Condition	Minimum <sup>(1)</sup>	Typical	Maximum <sup>(1)</sup>	Unit
V <sub>CC</sub>	Core voltage power supply	Standard and low power	0.87	0.9 <sup>(2)</sup>	0.93	V
		V <sub>CC</sub> PowerManager <sup>(3)</sup>	0.8, 0.87	0.83, 0.9	0.86, 0.93	V
		SmartVID	0.8	—	0.93	V
V <sub>CCP</sub>	Periphery circuitry and transceiver fabric interface power supply	Standard and low power	0.87	0.9 <sup>(2)</sup>	0.93	V
		V <sub>CC</sub> PowerManager <sup>(3)</sup>	0.8, 0.87	0.83, 0.9	0.86, 0.93	V
		SmartVID	0.8	—	0.93	V
V <sub>CCPGM</sub>	Configuration pins power supply	1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.2 V	1.14	1.2	1.26	V
V <sub>CCERAM</sub>	Embedded memory power supply	0.9 V	0.87	0.9 <sup>(2)</sup>	0.93	V
V <sub>CCBAT</sub> <sup>(4)</sup>	Battery back-up power supply (For design security volatile key register)	1.8 V	1.71	1.8	1.89	V
		1.2 V	1.14	1.2	1.26	V

<sup>(1)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(2)</sup> You can operate -1 and -2 speed grade devices at 0.9 V or 0.95 V typical value. You can operate -3 speed grade device at only 0.9 V typical value. Core performance shown in this datasheet is applicable for the operation at 0.9 V. Operating at 0.95 V results in higher core performance and higher power consumption. For more information about the performance and power consumption of 0.95 V operation, refer to the Quartus® II software timing reports, PowerPlay Power Analyzer report, and Early Power Estimator (EPE).

<sup>(3)</sup> You can operate V<sub>CC</sub> PowerManager devices at either 0.83 V or 0.9 V. Power V<sub>CC</sub> and V<sub>CCP</sub> at 0.9 V to achieve -1 speed grade performance. Power V<sub>CC</sub> and V<sub>CCP</sub> at 0.83 V to achieve lower performance using the lowest power.

<sup>(4)</sup> If you do not use the design security feature in Arria 10 devices, connect V<sub>CCBAT</sub> to a 1.5-V or 1.8-V power supply. Arria 10 power-on reset (POR) circuitry monitors V<sub>CCBAT</sub>. Arria 10 devices do not exit POR if V<sub>CCBAT</sub> is not powered up.

Symbol	Description	Condition	Minimum <sup>(1)</sup>	Typical	Maximum <sup>(1)</sup>	Unit
V <sub>CCPT</sub>	Power supply for programmable power technology and I/O pre-driver	1.8 V	1.71	1.8	1.89	V
V <sub>CCIO</sub>	I/O buffers power supply	3.0 V (for 3 V I/O only)	2.85	3.0	3.15	V
		2.5 V (for 3 V I/O only)	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
		1.5 V	1.425	1.5	1.575	V
		1.35 V	<sup>(5)</sup>	1.35	<sup>(5)</sup>	V
		1.25 V	1.19	1.25	1.31	V
		1.2 V	<sup>(5)</sup>	1.2	<sup>(5)</sup>	V
V <sub>CCA_PLL</sub>	PLL analog voltage regulator power supply	—	1.71	1.8	1.89	V
V <sub>REFP_ADC</sub>	Precision voltage reference for voltage sensor	—	1.2475	1.25	1.2525	V
V <sub>I</sub>	DC input voltage	3 V I/O	-0.3	—	3.3	V
		LVDS I/O	-0.3	—	2.19	V
V <sub>O</sub>	Output voltage	—	0	—	V <sub>CCIO</sub>	V
T <sub>J</sub>	Operating junction temperature	Extended	0	—	100	°C
		Industrial	-40	—	100	°C
t <sub>RAMP</sub> <sup>(6)(7)</sup>	Power supply ramp time	Standard POR	200 μs	—	100 ms	—
		Fast POR	200 μs	—	4 ms	—

<sup>(1)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(5)</sup> For minimum and maximum voltage values, refer to the I/O Standard Specifications section.

<sup>(6)</sup> This is also applicable to HPS power supply. For HPS power supply, refer to t<sub>RAMP</sub> specifications for standard POR when HPS\_PORSEL = 0 and t<sub>RAMP</sub> specifications for fast POR when HPS\_PORSEL = 1.

<sup>(7)</sup> t<sub>ramp</sub> is the ramp time of each individual power supply, not the ramp time of all combined power supplies.

## Related Information

[I/O Standard Specifications](#) on page 15

## Transceiver Power Supply Operating Conditions

Table 4: Transceiver Power Supply Operating Conditions for Arria 10 GX/SX Devices—Preliminary

Symbol	Description	Condition <sup>(8)</sup>	Minimum <sup>(9)</sup>	Typical	Maximum <sup>(9)</sup>	Unit
V <sub>CCT_GXB[L,R]</sub>	Transmitter power supply	Chip-to-Chip ≤ 17.4 Gbps Or Backplane <sup>(10)</sup> ≤ 16.0 Gbps	1.0	1.03	1.06	V
		Chip-to-Chip ≤ 11.3 Gbps Or Backplane <sup>(10)</sup> ≤ 10.3125 Gbps	0.870	0.9	0.930	V
V <sub>CCR_GXB[L,R]</sub>	Receiver power supply	Chip-to-Chip ≤ 17.4 Gbps Or Backplane <sup>(10)</sup> ≤ 16.0 Gbps	1.0	1.03	1.06	V
		Chip-to-Chip ≤ 11.3 Gbps Or Backplane <sup>(10)</sup> ≤ 10.3125 Gbps	0.870	0.9	0.930	V
V <sub>CCH_GXB[L,R]</sub>	Transceiver high voltage power	—	1.710	1.8	1.890	V

<sup>(8)</sup> These data rate ranges vary depending on the transceiver speed grade. Refer to Transceiver Performance for Arria 10 GX/SX Devices for exact data rate ranges.

<sup>(9)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

<sup>(10)</sup> Backplane applications assume advanced equalization circuitry, such as decision feedback equalization (DFE), is enabled to compensate for signal impairments. Chip-to-chip links are assumed to be applications with short reach channels that do not require DFE.

**Note:** Most VCCR\_GXB and VCCT\_GXB pins associated with unused transceiver channels can be grounded on a per-side basis to minimize power consumption. Refer to the Quartus II pin report for information about pinning out the package to minimize power consumption for your specific design.

**Table 5: Transceiver Power Supply Operating Conditions for Arria 10 GT Devices—Preliminary**

Symbol	Description	Condition <sup>(11)</sup>	Minimum <sup>(9)</sup>	Typical	Maximum <sup>(9)</sup>	Unit
V <sub>CCT_GXB[L,R]</sub>	Transmitter power supply	Chip-to-Chip < 28.3 Gbps <sup>(12)</sup> Or Backplane <sup>(10)</sup> < 17.4 Gbps	1.08	1.11	1.14	V
		Chip-to-Chip < 15 Gbps Or Backplane <sup>(10)</sup> < 14.2 Gbps	1.0	1.03	1.06	V
		Chip-to-Chip < 11.3 Gbps Or Backplane <sup>(10)</sup> < 10.3125 Gbps	0.870	0.9	0.930	V

<sup>(11)</sup> These data rate ranges vary depending on the transceiver speed grade. Refer to Transceiver Performance for Arria 10 GT Devices table for exact data rate ranges.

<sup>(12)</sup> 28.3 Gbps is the maximum data rate for GT channels. 17.4 Gbps is the maximum data rate for GX channels.

Symbol	Description	Condition <sup>(11)</sup>	Minimum <sup>(9)</sup>	Typical	Maximum <sup>(9)</sup>	Unit
V <sub>CCR_GXB[L,R]</sub>	Receiver power supply	Chip-to-Chip < 28.3 Gbps <sup>(12)</sup> Or Backplane <sup>(10)</sup> < 17.4 Gbps	1.08	1.11	1.14	V
		Chip-to-Chip < 15 Gbps Or Backplane <sup>(10)</sup> < 14.2 Gbps	1.0	1.03	1.06	V
		Chip-to-Chip < 11.3 Gbps Or Backplane <sup>(10)</sup> < 10.3125 Gbps	0.870	0.9	0.930	V
V <sub>CCH_GXB[L,R]</sub>	Transceiver high voltage power supply	—	1.710	1.8	1.890	V

**Related Information**

- [Transceiver Performance for Arria 10 GT Devices](#) on page 25  
Provides the data rate ranges for different transceiver speed grades.
- [Transceiver Performance for Arria 10 GX/SX Devices](#) on page 21  
Provides the data rate ranges for different transceiver speed grades.

<sup>(11)</sup> These data rate ranges vary depending on the transceiver speed grade. Refer to Transceiver Performance for Arria 10 GT Devices table for exact data rate ranges.



## HPS Power Supply Operating Conditions

**Table 6: HPS Power Supply Operating Conditions for Arria 10 SX Devices—Preliminary**

This table lists the steady-state voltage and current values expected from Arria 10 system-on-a-chip (SoC) devices with ARM<sup>®</sup>-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus. Refer to Recommended Operating Conditions for Arria 10 Devices table for the steady-state voltage values expected from the FPGA portion of the Arria 10 SoC devices.

Symbol	Description	Condition	Minimum <sup>(13)</sup>	Typical	Maximum <sup>(13)</sup>	Unit
V <sub>CCL_HPS</sub>	HPS core voltage and periphery circuitry power supply	HPS processor speed = 1.2 GHz	0.87	0.9	0.93	V
		HPS processor speed = 1.5 GHz, -1 speed grade	0.92	0.95	0.98	V
V <sub>CCIO_HPS</sub>	HPS I/O buffers power supply	3.0 V	2.85	3.0	3.15	V
		2.5 V	2.375	2.5	2.625	V
		1.8 V	1.71	1.8	1.89	V
V <sub>CCIOREF_HPS</sub>	HPS I/O pre-driver power supply	—	1.71	1.8	1.89	V
V <sub>CCPLL_HPS</sub>	HPS PLL analog voltage regulator power supply	—	1.71	1.8	1.89	V

### Related Information

[Recommended Operating Conditions](#) on page 4

Provides the steady-state voltage values for the FPGA portion of the device.

## DC Characteristics

The OCT variation after power-up calibration specifications will be available in a future release of the *Arria 10 Device Datasheet*.

### Supply Current and Power Consumption

Altera offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Quartus II PowerPlay Power Analyzer feature.

<sup>(13)</sup> This value describes the budget for the DC (static) power supply tolerance and does not include the dynamic tolerance requirements. Refer to the PDN tool for the additional budget for the dynamic tolerance requirements.

Use the Excel-based EPE before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the usage of the resources.

The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yield very accurate power estimates.

#### Related Information

- [PowerPlay Early Power Estimator User Guide](#)  
Provides more information about power estimation tools.
- [PowerPlay Power Analysis chapter, Quartus II Handbook](#)  
Provides more information about power estimation tools.

### I/O Pin Leakage Current

**Table 7: I/O Pin Leakage Current for Arria 10 Devices—Preliminary**

If  $V_O = V_{CCIO}$  to  $V_{CCIOMAX}$ , 300  $\mu\text{A}$  of leakage current per I/O is expected.

Symbol	Description	Condition	Min	Max	Unit
$I_I$	Input pin	$V_I = 0 \text{ V to } V_{CCIOMAX}$	-80	80	$\mu\text{A}$
$I_{OZ}$	Tri-stated I/O pin	$V_O = 0 \text{ V to } V_{CCIOMAX}$	-80	80	$\mu\text{A}$

### Bus Hold Specifications

The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

**Table 8: Bus Hold Parameters for Arria 10 Devices—Preliminary**

Parameter	Symbol	Condition	$V_{CCIO}$ (V)										Unit
			1.2		1.5		1.8		2.5		3.0		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	$I_{SUSL}$	$V_{IN} > V_{IL}$ (max)	8 <sup>(14)</sup> , 26 <sup>(15)</sup>	—	12 <sup>(14)</sup> , 32 <sup>(15)</sup>	—	30 <sup>(14)</sup> , 55 <sup>(15)</sup>	—	60	—	70	—	$\mu A$
Bus-hold, high, sustaining current	$I_{SUSH}$	$V_{IN} < V_{IH}$ (min)	-8 <sup>(14)</sup> , -26 <sup>(15)</sup>	—	-12 <sup>(14)</sup> , -32 <sup>(15)</sup>	—	-30 <sup>(14)</sup> , -55 <sup>(15)</sup>	—	-60	—	-70	—	$\mu A$
Bus-hold, low, overdrive current	$I_{ODL}$	$0 V < V_{IN} < V_{CCIO}$	—	125	—	175	—	200	—	300	—	500	$\mu A$
Bus-hold, high, overdrive current	$I_{ODH}$	$0 V < V_{IN} < V_{CCIO}$	—	-125	—	-175	—	-200	—	-300	—	-500	$\mu A$
Bus-hold trip point	$V_{TRIP}$	—	0.3	0.9	0.38	1.13	0.68	1.07	0.70	1.7	0.8	2	V

**OCT Calibration Accuracy Specifications**

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.

<sup>(14)</sup> This value is only applicable for LVDS I/O bank.

<sup>(15)</sup> This value is only applicable for 3 V I/O bank.

**Table 9: OCT Calibration Accuracy Specifications for Arria 10 Devices—Preliminary**

Calibration accuracy for the calibrated on-chip series termination ( $R_S$  OCT) and on-chip parallel termination ( $R_T$  OCT) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Symbol	Description	Condition (V)	Calibration Accuracy			Unit
			-E1, -I1	-E2, -I2	-E3, -I3	
48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ $R_S$	Internal series termination with calibration (48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , and 240- $\Omega$ setting)	$V_{CCIO} = 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%
34- $\Omega$ and 40- $\Omega$ $R_S$	Internal series termination with calibration (34- $\Omega$ and 40- $\Omega$ setting)	$V_{CCIO} = 1.5, 1.35, 1.25, 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%
25- $\Omega$ $R_S$	Internal series termination with calibration	$V_{CCIO} = 1.8, 1.5, 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%
50- $\Omega$ $R_S$	Internal series termination with calibration	$V_{CCIO} = 1.8, 1.5, 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%
34- $\Omega$ , 40- $\Omega$ , 48- $\Omega$ , and 60- $\Omega$ $R_S$	Internal series termination with calibration (34- $\Omega$ , 40- $\Omega$ , 48- $\Omega$ , and 60- $\Omega$ setting)	POD12 I/O standard, $V_{CCIO} = 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%
34- $\Omega$ , 40- $\Omega$ , 48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , 120- $\Omega$ , and 240- $\Omega$ $R_T$	Internal parallel termination with calibration (34- $\Omega$ , 40- $\Omega$ , 48- $\Omega$ , 60- $\Omega$ , 80- $\Omega$ , 120- $\Omega$ , and 240- $\Omega$ setting)	POD12 I/O standard, $V_{CCIO} = 1.2$	$\pm 15$	$\pm 15$	$\pm 15$	%
60- $\Omega$ and 120- $\Omega$ $R_T$	Internal parallel termination with calibration (60- $\Omega$ and 120- $\Omega$ setting)	$V_{CCIO} = 1.5, 1.35, 1.25, 1.2$	-10 to +40	-10 to +40	-10 to +40	%
20- $\Omega$ , 30- $\Omega$ , and 40- $\Omega$ $R_T$	Internal parallel termination with calibration (20- $\Omega$ , 30- $\Omega$ , and 40- $\Omega$ setting)	$V_{CCIO} = 1.5, 1.35, 1.25$	-10 to +40	-10 to +40	-10 to +40	%
50- $\Omega$ $R_T$	Internal parallel termination with calibration (50- $\Omega$ setting)	$V_{CCIO} = 1.8, 1.5, 1.2$	-10 to +40	-10 to +40	-10 to +40	%

## OCT Without Calibration Resistance Tolerance Specifications

**Table 10: OCT Without Calibration Resistance Tolerance Specifications for Arria 10 Devices—Preliminary**

This table lists the Arria 10 OCT without calibration resistance tolerance to PVT changes.

Symbol	Description	Condition (V)	Resistance Tolerance			Unit
			-E1, -I1	-E2, -I2	-E3, -I3	
25-Ω R <sub>S</sub>	Internal series termination without calibration (25-Ω setting)	V <sub>CCIO</sub> = 1.8, 1.5	±25	±35	±40	%
		V <sub>CCIO</sub> = 1.2	±25	±35	±40	%
50-Ω R <sub>S</sub>	Internal series termination without calibration (50-Ω setting)	V <sub>CCIO</sub> = 1.8, 1.5	±25	±35	±40	%
		V <sub>CCIO</sub> = 1.2	±25	±35	±40	%
100-Ω R <sub>D</sub>	Internal differential termination (100-Ω setting)	V <sub>CCIO</sub> = 1.8	±25	±35	±40	%

**Figure 1: Equation for OCT Variation Without Recalibration—Preliminary**

$$R_{OCT} = R_{SCAL} \left( 1 + \left\langle \frac{dR}{dT} \times \Delta T \right\rangle \pm \left\langle \frac{dR}{dV} \times \Delta V \right\rangle \right)$$

The definitions for the equation are as follows:

- The R<sub>OCT</sub> value calculated shows the range of OCT resistance with the variation of temperature and V<sub>CCIO</sub>.
- R<sub>SCAL</sub> is the OCT resistance value at power-up.
- ΔT is the variation of temperature with respect to the temperature at power up.
- ΔV is the variation of voltage with respect to the V<sub>CCIO</sub> at power up.
- dR/dT is the percentage change of R<sub>SCAL</sub> with temperature.
- dR/dV is the percentage change of R<sub>SCAL</sub> with voltage.

## Pin Capacitance

Table 11: Pin Capacitance for Arria 10 Devices—Preliminary

Symbol	Description	Value	Unit
$C_{IO\_COLUMN}$	Input capacitance on column I/O pins	2.5	pF
$C_{OUTFB}$	Input capacitance on dual-purpose clock output/feedback pins	2.5	pF

## Internal Weak Pull-Up Resistor

All I/O pins, except configuration, test, and JTAG pins, have an option to enable weak pull-up.

Table 12: Internal Weak Pull-Up Resistor Values for Arria 10 Devices—Preliminary

Symbol	Description	Condition (V) <sup>(16)</sup>	Value <sup>(17)</sup>	Unit
$R_{PU}$	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option.	$V_{CCIO} = 3.0 \pm 5\%$	25	k $\Omega$
		$V_{CCIO} = 2.5 \pm 5\%$	25	k $\Omega$
		$V_{CCIO} = 1.8 \pm 5\%$	25	k $\Omega$
		$V_{CCIO} = 1.5 \pm 5\%$	25	k $\Omega$
		$V_{CCIO} = 1.35 \pm 5\%$	25	k $\Omega$
		$V_{CCIO} = 1.25 \pm 5\%$	25	k $\Omega$
		$V_{CCIO} = 1.2 \pm 5\%$	25	k $\Omega$

## Related Information

[Arria 10 Device Family Pin Connection Guidelines](#)

Provides more information about the pins that support internal weak pull-up and internal weak pull-down features.

<sup>(16)</sup> Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .

<sup>(17)</sup> Valid with  $\pm 10\%$  tolerances to cover changes over PVT.

## I/O Standard Specifications

Tables in this section list the input voltage ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for various I/O standards supported by Arria 10 devices.

For minimum voltage values, use the minimum  $V_{CCIO}$  values. For maximum voltage values, use the maximum  $V_{CCIO}$  values.

You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.

### Related Information

[Recommended Operating Conditions](#) on page 4

### Single-Ended I/O Standards Specifications

Table 13: Single-Ended I/O Standards Specifications for Arria 10 Devices—Preliminary

I/O Standard	$V_{CCIO}$ (V)			$V_{IL}$ (V)		$V_{IH}$ (V)		$V_{OL}$ (V)	$V_{OH}$ (V)	$I_{OL}^{(18)}$ (mA)	$I_{OH}^{(18)}$ (mA)
	Min	Typ	Max	Min	Max	Min	Max	Max	Min		
3.0-V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.3	0.4	2.4	2	-2
3.0-V LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.3	0.2	$V_{CCIO} - 0.2$	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.3	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	0.45	$V_{CCIO} - 0.45$	2	-2
1.5 V	1.425	1.5	1.575	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2
1.2 V	1.14	1.2	1.26	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2

<sup>(18)</sup> To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the 3.0-V LVTTL specification (2 mA), you should set the current strength settings to 2 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.

## Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications

Table 14: Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage Specifications for Arria 10 Devices—Preliminary

I/O Standard	$V_{CCIO}$ (V)			$V_{REF}$ (V)			$V_{TT}$ (V)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	$V_{REF} - 0.04$	$V_{REF}$	$V_{REF} + 0.04$
SSTL-15 Class I, II	1.425	1.5	1.575	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
SSTL-135	1.283	1.35	1.418	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
SSTL-125	1.19	1.25	1.31	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
SSTL-12	1.14	1.2	1.26	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	—	$V_{CCIO}/2$	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	—	$V_{CCIO}/2$	—
HSTL-12 Class I, II	1.14	1.2	1.26	$0.47 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.53 \times V_{CCIO}$	—	$V_{CCIO}/2$	—
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	$0.51 \times V_{CCIO}$	—	—	—
POD12	1.16	1.2	1.24	$0.69 \times V_{CCIO}$	$0.7 \times V_{CCIO}$	$0.71 \times V_{CCIO}$	—	$V_{CCIO}$	—



Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications

Table 15: Single-Ended SSTL, HSTL, and HSUL I/O Standards Signal Specifications for Arria 10 Devices—Preliminary

I/O Standard	$V_{IL(DC)}$ (V)		$V_{IH(DC)}$ (V)		$V_{IL(AC)}$ (V)	$V_{IH(AC)}$ (V)	$V_{OL}$ (V)	$V_{OH}$ (V)	$I_{OL}^{(19)}$ (mA)	$I_{OH}^{(19)}$ (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
SSTL-18 Class I	-0.3	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCIO} + 0.3$	$V_{REF} - 0.25$	$V_{REF} + 0.25$	$V_{TT} - 0.603$	$V_{TT} + 0.603$	6.7	-6.7
SSTL-18 Class II	-0.3	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCIO} + 0.3$	$V_{REF} - 0.25$	$V_{REF} + 0.25$	0.28	$V_{CCIO} - 0.28$	13.4	-13.4
SSTL-15 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.175$	$V_{REF} + 0.175$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	8	-8
SSTL-15 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.175$	$V_{REF} + 0.175$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	16	-16
SSTL-135	—	$V_{REF} - 0.09$	$V_{REF} + 0.09$	—	$V_{REF} - 0.16$	$V_{REF} + 0.16$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	—	—
SSTL-125	—	$V_{REF} - 0.09$	$V_{REF} + 0.09$	—	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	—	—
SSTL-12	—	$V_{REF} - 0.10$	$V_{REF} + 0.10$	—	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	—	—
HSTL-18 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	8	-8
HSTL-18 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-15 Class I	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	8	-8
HSTL-15 Class II	—	$V_{REF} - 0.1$	$V_{REF} + 0.1$	—	$V_{REF} - 0.2$	$V_{REF} + 0.2$	0.4	$V_{CCIO} - 0.4$	16	-16
HSTL-12 Class I	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	8	-8

<sup>(19)</sup> To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.

I/O Standard	$V_{IL(DC)}$ (V)		$V_{IH(DC)}$ (V)		$V_{IL(AC)}$ (V)	$V_{IH(AC)}$ (V)	$V_{OL}$ (V)	$V_{OH}$ (V)	$I_{OL}^{(19)}$ (mA)	$I_{OH}^{(19)}$ (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
HSTL-12 Class II	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	16	-16
HSUL-12	—	$V_{REF} - 0.13$	$V_{REF} + 0.13$	—	$V_{REF} - 0.22$	$V_{REF} + 0.22$	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	—	—
POD12	-0.15	$V_{REF} - 0.08$	$V_{REF} + 0.08$	$V_{CCIO} + 0.15$	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$(0.7 - 0.15) \times V_{CCIO}$	$(0.7 + 0.15) \times V_{CCIO}$	—	—

### Differential SSTL I/O Standards Specifications

Table 16: Differential SSTL I/O Standards Specifications for Arria 10 Devices—Preliminary

I/O Standard	$V_{CCIO}$ (V)			$V_{SWING(DC)}$ (V)		$V_{SWING(AC)}$ (V)		$V_{IX(AC)}$ (V)		
	Min	Typ	Max	Min	Max	Min	Max	Min	Typ	Max
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	$V_{CCIO} + 0.6$	0.5	$V_{CCIO} + 0.6$	$V_{CCIO}/2 - 0.175$	—	$V_{CCIO}/2 + 0.175$
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	<sup>(20)</sup>	$2(V_{IH(AC)} - V_{REF})$	$2(V_{REF} - V_{IL(AC)})$	$V_{CCIO}/2 - 0.15$	—	$V_{CCIO}/2 + 0.15$
SSTL-135	1.283	1.35	1.45	0.18	<sup>(20)</sup>	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$	$V_{CCIO}/2 - 0.15$	$V_{CCIO}/2$	$V_{CCIO}/2 + 0.15$
SSTL-125	1.19	1.25	1.31	0.18	<sup>(20)</sup>	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$	$V_{CCIO}/2 - 0.15$	$V_{CCIO}/2$	$V_{CCIO}/2 + 0.15$
SSTL-12	1.14	1.2	1.26	0.16	<sup>(20)</sup>	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$	$V_{REF} - 0.15$	$V_{CCIO}/2$	$V_{REF} + 0.15$
POD12	1.16	1.2	1.24	0.16	—	0.3	—	$V_{REF} - 0.08$	—	$V_{REF} + 0.08$

<sup>(19)</sup> To meet the  $I_{OL}$  and  $I_{OH}$  specifications, you must set the current strength settings accordingly. For example, to meet the SSTL15CI specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the  $I_{OL}$  and  $I_{OH}$  specifications in the datasheet.

<sup>(20)</sup> The maximum value for  $V_{SWING(DC)}$  is not defined. However, each single-ended signal needs to be within the respective single-ended limits ( $V_{IH(DC)}$  and  $V_{IL(DC)}$ ).

### Differential HSTL and HSUL I/O Standards Specifications

**Table 17: Differential HSTL and HSUL I/O Standards Specifications for Arria 10 Devices—Preliminary**

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>DIF(DC)</sub> (V)		V <sub>DIF(AC)</sub> (V)		V <sub>IX(AC)</sub> (V)			V <sub>CM(DC)</sub> (V)		
	Min	Typ	Max	Min	Max	Min	Max	Min	Typ	Max	Min	Typ	Max
HSTL-18 Class I, II	1.71	1.8	1.89	0.2	—	0.4	—	0.78	—	1.12	0.78	—	1.12
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	—	0.4	—	0.68	—	0.9	0.68	—	0.9
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub> + 0.3	0.3	V <sub>CCIO</sub> + 0.48	—	0.5 × V <sub>CCIO</sub>	—	0.4 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.6 × V <sub>CCIO</sub>
HSUL-12	1.14	1.2	1.3	2(V <sub>IH(DC)</sub> - V <sub>REF</sub> )	2(V <sub>REF</sub> - V <sub>IH(DC)</sub> )	2(V <sub>IH(AC)</sub> - V <sub>REF</sub> )	2(V <sub>REF</sub> - V <sub>IH(AC)</sub> )	0.5 × V <sub>CCIO</sub> - 0.12	0.5 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub> + 0.12	0.4 × V <sub>CCIO</sub>	0.5 × V <sub>CCIO</sub>	0.6 × V <sub>CCIO</sub>

### Differential I/O Standards Specifications

**Table 18: Differential I/O Standards Specifications for Arria 10 Devices—Preliminary**

Differential inputs are powered by V<sub>CCPT</sub> which requires 1.8 V.

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>ID</sub> (mV) <sup>(21)</sup>			V <sub>ICM(DC)</sub> (V)			V <sub>OD</sub> (V) <sup>(22)</sup>			V <sub>OCM</sub> (V) <sup>(22)</sup>		
	Min	Typ	Max	Min	Condition	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
PCML	Transmitter, receiver, and input reference clock pins of high-speed transceivers use the CML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Transceiver Specifications for Arria 10 GX, SX, and GT Devices table.														

<sup>(21)</sup> The minimum V<sub>ID</sub> value is applicable over the entire common mode range, V<sub>CM</sub>.

<sup>(22)</sup> R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω.

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>ID</sub> (mV) <sup>(21)</sup>			V <sub>ICM(DC)</sub> (V)			V <sub>OD</sub> (V) <sup>(22)</sup>			V <sub>OCM</sub> (V) <sup>(22)</sup>		
	Min	Typ	Max	Min	Condition	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
LVDS <sup>(23)</sup>	1.71	1.8	1.89	100	V <sub>CM</sub> = 1.25 V	—	0	D <sub>MAX</sub> ≤700 Mbps	1.85	0.247	—	0.6	1.125	1.25	1.375
							1	D <sub>MAX</sub> > 700 Mbps	1.6						
RSDS (HIO) <sup>(24)</sup>	1.71	1.8	1.89	100	V <sub>CM</sub> = 1.25 V	—	0.3	—	1.4	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (HIO) <sup>(25)</sup>	1.71	1.8	1.89	200	—	600	0.4	—	1.325	0.25	—	600	1	1.2	1.4
LVPECL <sup>(26)</sup>	1.71	1.8	1.89	300	—	—	0.6	D <sub>MAX</sub> ≤700 Mbps	1.7	—	—	—	—	—	—
							1	D <sub>MAX</sub> > 700 Mbps	1.6						

**Related Information**

[Transceiver Specifications for Arria 10 GX, SX, and GT Devices](#) on page 28

Provides the specifications for transmitter, receiver, and reference clock I/O pin.

## Switching Characteristics

This section provides the performance characteristics of Arria 10 core and periphery blocks for extended grade devices.

<sup>(21)</sup> The minimum V<sub>ID</sub> value is applicable over the entire common mode range, V<sub>CM</sub>.

<sup>(22)</sup> R<sub>L</sub> range: 90 ≤ R<sub>L</sub> ≤ 110 Ω.

<sup>(23)</sup> For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rates above 700 Mbps and 0 V to 1.85 V for data rates below 700 Mbps.

<sup>(24)</sup> For optimized RSBS receiver performance, the receiver voltage input range must be within 0.3 V to 1.4 V.

<sup>(25)</sup> For optimized Mini-LVDS receiver performance, the receiver voltage input range must be within 0.4 V to 1.325 V.

<sup>(26)</sup> For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rates above 700 Mbps and 0.45 V to 1.95 V for data rates below 700 Mbps.

## Transceiver Performance Specifications

### Transceiver Performance for Arria 10 GX/SX Devices

Table 19: Transmitter and Receiver Data Rate Performance—Preliminary

Symbol/Description	Condition	Transceiver Speed Grade 1	Transceiver Speed Grade 2	Transceiver Speed Grade 3	Transceiver Speed Grade 4	Transceiver Speed Grade 5 <sup>(27)</sup>	Unit	
Chip-to-Chip <sup>(28)</sup>	Maximum data rate $V_{CCR\_GXB} = V_{CCT\_GXB} = 1.03\text{ V}$	17.4	15	14.2	12.5	8	Gbps	
	Maximum data rate $V_{CCR\_GXB} = V_{CCT\_GXB} = 0.9\text{ V}$	11.3	11.3	11.3	11.3	8	Gbps	
	TX Minimum Data Rate	611						Mbps
	RX Minimum Data Rate	1.0 <sup>(29)</sup>						Gbps
Backplane <sup>(28)</sup>	Maximum data rate $V_{CCR\_GXB} = V_{CCT\_GXB} = 1.0\text{ V}$	16	14.2	12.5	10.3125	6.5536	Gbps	

<sup>(27)</sup> Transceiver speed grade 5 supports PCIe Gen3.

<sup>(28)</sup> Backplane applications assume advanced equalization circuitry, such as decision feedback equalization (DFE), is enabled to compensate for signal impairments. Chip-to-chip links are assumed to be applications with short reach channels that do not require DFE.

<sup>(29)</sup> Arria 10 transceivers can support data rates down to 125 Mbps with over sampling.

Symbol/Description	Condition	Transceiver Speed Grade 1	Transceiver Speed Grade 2	Transceiver Speed Grade 3	Transceiver Speed Grade 4	Transceiver Speed Grade 5 <sup>(27)</sup>	Unit	
	Maximum data rate $V_{CCR\_GXB} = V_{CCT\_GXB} = 0.9\text{ V}$	10.3125	10.3125	10.3125	10.3125	6.5536	Gbps	
	TX Minimum Data Rate	611						Mbps
	RX Minimum Data Rate	1.0 <sup>(29)</sup>						Gbps

Table 20: ATX PLL Performance—Preliminary

Symbol/Description	Condition	Transceiver Speed Grade 1	Transceiver Speed Grade 2	Transceiver Speed Grade 3	Transceiver Speed Grade 4	Transceiver Speed Grade 5	Unit
Supported Output Frequency	Maximum Frequency	8.7	7.5	7.1	6.25	4	GHz
	Minimum Frequency	305.5					

Table 21: Fractional PLL Performance—Preliminary

Symbol/Description	Condition	Transceiver Speed Grade 1	Transceiver Speed Grade 2	Transceiver Speed Grade 3	Transceiver Speed Grade 4	Transceiver Speed Grade 5	Unit
Supported Output Frequency	Maximum Frequency	6.25	6.25	6.25	6.25	4	GHz
	Minimum Frequency	305.5					

<sup>(27)</sup> Transceiver speed grade 5 supports PCIe Gen3.

Table 22: CMU PLL Performance—Preliminary

Symbol/Description	Condition	Transceiver Speed Grade 1	Transceiver Speed Grade 2	Transceiver Speed Grade 3	Transceiver Speed Grade 4	Transceiver Speed Grade 5	Unit
Supported Output Frequency	Maximum Frequency	5.15625	5.15625	5.15625	5.15625	4	GHz
	Minimum Frequency	305.5					

**Related Information**

[Transceiver Power Supply Operating Conditions](#) on page 6

**High-Speed Serial Transceiver-Fabric Interface Performance for Arria 10 GX/SX Devices**

Table 23: High-Speed Serial Transceiver-Fabric Interface Performance for Arria 10 GX/SX Devices—Preliminary

Symbol/Description	Condition (V)	Core Speed Grade with Power Options				Unit
		-E1M / -I1M	-E1L / -E1S / -I1L	-E2L / -I2L	-E3S / -I3S / M3	
20-bit interface - FIFO	$V_{CC} = 0.9$	516	516	400	400	MHz
20-bit interface - Registered	$V_{CC} = 0.9$	491	491	400	400	MHz
32-bit interface - FIFO	$V_{CC} = 0.9$	441	441	404	335	MHz
32-bit interface - Registered	$V_{CC} = 0.9$	441	441	404	335	MHz
64-bit interface - FIFO	$V_{CC} = 0.9$	272	272	234	222	MHz
64-bit interface - Registered	$V_{CC} = 0.9$	272	272	234	222	MHz
PCIe Gen3 HIP-Fabric interface	$V_{CC} = 0.9$	300	300	250	250	MHz
20-bit interface - FIFO	$V_{CC} = 0.83$	400	—	—	—	MHz
20-bit interface - Registered	$V_{CC} = 0.83$	400	—	—	—	MHz
32-bit interface - FIFO	$V_{CC} = 0.83$	335	—	—	—	MHz

Symbol/Description	Condition (V)	Core Speed Grade with Power Options				Unit
		-E1M / -I1M	-E1L / -E1S / -I1L	-E2L / -I2L	-E3S / -I3S / M3	
32-bit interface - Registered	$V_{CC} = 0.83$	335	—	—	—	MHz
64-bit interface - FIFO	$V_{CC} = 0.83$	222	—	—	—	MHz
64-bit interface - Registered	$V_{CC} = 0.83$	222	—	—	—	MHz
PCIe Gen3 HIP-Fabric interface	$V_{CC} = 0.83$	250	—	—	—	MHz



## Transceiver Performance for Arria 10 GT Devices

Table 24: Transmitter and Receiver Data Rate Performance—Preliminary

Symbol/Description	Condition		Transceiver Speed Grade 2	Transceiver Speed Grade 3	Transceiver Speed Grade 4	Unit
Chip-to-chip <sup>(30)</sup>	Maximum data rate	GT Channel <sup>(31)</sup>	28.3/28.1 <sup>(32)</sup>	26	20	Gbps
	$V_{CCR\_GXB} = V_{CCT\_GXB} = 1.11$ V	GX Channel	17.4	15	15	Gbps
	Maximum data rate	GT Channel	15	14.2	12.5	Gbps
	$V_{CCR\_GXB} = V_{CCT\_GXB} = 1.03$ V	GX Channel				
	Maximum data rate	GT Channel	11.3	11.3	11.3	Gbps
	$V_{CCR\_GXB} = V_{CCT\_GXB} = 0.9$ V	GX Channel				
	TX Minimum data rate	GT Channel	611			Mbps
		GX Channel				
	RX Minimum data rate	GT Channel	1.0 <sup>(33)</sup>			Gbps
		GX Channel				

<sup>(30)</sup> Backplane applications assume advanced equalization circuitry, such as decision feedback equalization (DFE), is enabled to compensate for signal impairments. Chip-to-chip links are assumed to be applications with short reach channels that do not require DFE.

<sup>(31)</sup> GT channels are only available when  $V_{CCT\_GXB} = 1.1$  V and  $V_{CCR\_GXB} = 1.1$  V.

<sup>(32)</sup> To achieve 28.3 Gbps, you must use a -1 core speed grade and a -2 transceiver speed grade device configuration. To achieve 28.1 Gbps, you must use a -2 core speed grade and a -2 transceiver speed grade device configuration.

<sup>(33)</sup> Arria 10 transceivers can support data rates down to 125 Mbps with over sampling.

Symbol/Description	Condition		Transceiver Speed Grade 2	Transceiver Speed Grade 3	Transceiver Speed Grade 4	Unit
Backplane <sup>(30)</sup>	Maximum data rate $V_{CCR\_GXB} = V_{CCT\_GXB} = 1.11$ V	GT Channel	17.4	14.2	14.2	Gbps
		GX Channel				
	Maximum data rate $V_{CCR\_GXB} = V_{CCT\_GXB} = 1.03$ V	GT Channel	14.2	12.5	10.3125	Gbps
		GX Channel				
	Maximum data rate $V_{CCR\_GXB} = V_{CCT\_GXB} = 0.9$ V	GT Channel	10.3125	10.3125	10.3125	Gbps
		GX Channel				
	TX Minimum data rate	GT Channel	611			Mbps
		GX Channel				
	RX Minimum data rate	GT Channel	1.0 <sup>(33)</sup>			Gbps
		GX Channel				

Table 25: ATX PLL Performance—Preliminary

Symbol/Description	Condition	Transceiver Speed Grade 2	Transceiver Speed Grade 3	Transceiver Speed Grade 4	Unit
Supported Output Frequency	Maximum frequency	14.15	13	10	GHz
	Minimum frequency	305.5			MHz

Table 26: Fractional PLL Performance—Preliminary

Symbol/Description	Condition	Transceiver Speed Grade 2	Transceiver Speed Grade 3	Transceiver Speed Grade 4	Unit
Supported Output Frequency	Maximum frequency	6.25			GHz
	Minimum frequency	305.5			MHz

**Table 27: CMU PLL Performance—Preliminary**

Symbol/Description	Condition	Transceiver Speed Grade 2	Transceiver Speed Grade 3	Transceiver Speed Grade 4	Unit
Supported Output Frequency	Maximum frequency	5.15625	5.15625	5.15625	GHz
	Minimum frequency	305.5			MHz

**Related Information**

[Transceiver Power Supply Operating Conditions](#) on page 6

**High-Speed Serial Transceiver-Fabric Interface Performance for Arria 10 GT Devices**

**Table 28: High-Speed Serial Transceiver-Fabric Interface Performance for Arria 10 GT Devices—Preliminary**

Symbol/Description	Condition (V)	Core Speed Grade with Power Options			Unit
		-1	-2	-3	
20-bit interface - FIFO	$V_{CC} = 0.9$	516	400	400	MHz
20-bit interface - Registered	$V_{CC} = 0.9$	491	400	400	MHz
32-bit interface - FIFO	$V_{CC} = 0.9$	441	404	335	MHz
32-bit interface - Registered	$V_{CC} = 0.9$	441	404	335	MHz
64-bit interface - FIFO	$V_{CC} = 0.9$	439	407	313	MHz
64-bit interface - Registered	$V_{CC} = 0.9$	439	407	313	MHz
PCIe Gen3 HIP-Fabric interface	$V_{CC} = 0.9$	300	250	250	MHz

## Transceiver Specifications for Arria 10 GX, SX, and GT Devices

Table 29: Reference Clock Specifications—Preliminary

Symbol/Description	Condition	Transceiver Speed Grades 1, 2, 3, 4, and 5			Unit
		Min	Typ	Max	
Supported I/O Standards	Dedicated reference clock pin	CML, Differential LVPECL, LVDS, and HCSL			
	RX reference clock pin	CML, Differential LVPECL, and LVDS			
Input Reference Clock Frequency (CMU PLL)		61	—	800	MHz
Input Reference Clock Frequency (ATX PLL)		100	—	800	MHz
Input Reference Clock Frequency (fPLL PLL)		20	—	800	MHz
Rise time	20% to 80%	—	—	400	ps
Fall time	80% to 20%	—	—	400	ps
Duty cycle	—	45	—	55	%
Spread-spectrum modulating clock frequency	PCI Express® (PCIe®)	30	—	33	kHz
Spread-spectrum downspread	PCIe	—	0 to -0.5	—	%
On-chip termination resistors	—	—	100	—	Ω
Absolute $V_{MAX}$	Dedicated reference clock pin	—	—	1.6	V
	RX reference clock pin	—	—	1.2	V
Absolute $V_{MIN}$	—	-0.4	—	—	V
Peak-to-peak differential input voltage	—	200	—	1600	mV

Symbol/Description	Condition	Transceiver Speed Grades 1, 2, 3, 4, and 5			Unit
		Min	Typ	Max	
V <sub>ICM</sub> (AC coupled)	V <sub>CCR_GXB</sub> = 0.9 V	—	600	—	mV
	V <sub>CCR_GXB</sub> = 1.03 V	—	700	—	mV
	V <sub>CCR_GXB</sub> = 1.11 V	—	700	—	mV
V <sub>ICM</sub> (DC coupled)	HCSL I/O standard for PCIe reference clock	250	—	550	mV
Transmitter REFCLK Phase Noise (622 MHz) <sup>(34)</sup>	100 Hz	—	—	-70	dBc/Hz
	1 kHz	—	—	-90	dBc/Hz
	10 kHz	—	—	-100	dBc/Hz
	100 kHz	—	—	-110	dBc/Hz
	≥ 1 MHz	—	—	-126	dBc/Hz
Transmitter REFCLK Phase Jitter (100 MHz)	10 kHz to 1.5 MHz (PCIe)	—	—	3	ps (rms)
R <sub>REF</sub>	—	—	2.0 k ±1%	—	Ω

Table 30: Transceiver Clocks Specifications—Preliminary

Symbol/Description	Condition	Transceiver Speed Grades 1, 2, 3, 4, and 5			Unit
		Min	Typ	Max	
CLKUSR pin for transceiver calibration	Transceiver Calibration	100	—	125	MHz

<sup>(34)</sup> To calculate the REFCLK phase noise requirement at frequencies other than 622 MHz, use the following formula: REFCLK phase noise at f (MHz) = REFCLK phase noise at 622 MHz + 20\*log(f/622).

Symbol/Description	Condition	Transceiver Speed Grades 1, 2, 3, 4, and 5			Unit
		Min	Typ	Max	
reconfig_clk	Reconfiguration interface	100	—	125	MHz

Table 31: Transceiver Clock Network Maximum Data Rate Specifications

Clock Network	Maximum Performance			Channel Span	Unit
	ATX <sup>(35)</sup>	fPLL	CMU		
x1	17.4	12.5	10.3125	6 channels	Gbps
x6	17.4	12.5	N/A	6 channels	Gbps
x6 PLL feedback	17.4	12.5	N/A	Side-wide	Gbps
xN at 0.9 V	10.5	10.5	N/A	Up two banks and down two banks	Gbps
xN at 1.03 V	15.0	12.5	N/A	Up two banks and down two banks	Gbps
xN at 1.11 V	16.0	12.5	N/A	Up two banks and down two banks	Gbps

Table 32: Receiver Specifications—Preliminary

Symbol/Description	Condition	Transceiver Speed Grades 1, 2, 3, 4, and 5			Unit
		Min	Typ	Max	
Supported I/O Standards	—	High Speed Differential I/O <sup>(36)</sup> , CML, Differential LVPECL, and LVDS			

<sup>(35)</sup> ATX maximum data rate support per speed grade.<sup>(36)</sup> High Speed Differential I/O is the dedicated I/O standard for the transmitter in Arria 10 transceivers.

Symbol/Description	Condition	Transceiver Speed Grades 1, 2, 3, 4, and 5			Unit
		Min	Typ	Max	
Absolute $V_{MAX}$ for a receiver pin <sup>(37)</sup>	—	—	—	1.2	V
Absolute $V_{MIN}$ for a receiver pin	—	-0.4	—	—	V
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) before device configuration <sup>(38)</sup>	—	—	—	1.6	V
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) after device configuration <sup>(38)</sup>	$V_{CCR\_GXB} = 1.11\text{ V}$	—	—	2.0	V
	$V_{CCR\_GXB} = 1.03\text{ V}$	—	—	2.0	V
	$V_{CCR\_GXB} = 0.9\text{ V}$	—	—	2.4	V
Minimum differential eye opening at receiver serial input pins <sup>(39)</sup>	—	50	—	—	mV
Differential on-chip termination resistors	85- $\Omega$ setting	—	$85 \pm 30\%$	—	$\Omega$
	100- $\Omega$ setting	—	$100 \pm 30\%$	—	$\Omega$

<sup>(37)</sup> The device cannot tolerate prolonged operation at this absolute maximum.

<sup>(38)</sup> DC coupling specifications are pending silicon characterization.

<sup>(39)</sup> The differential eye opening specification at the receiver input pins assumes that Receiver Equalization is disabled. If you enable Receiver Equalization, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.

Symbol/Description	Condition	Transceiver Speed Grades 1, 2, 3, 4, and 5			Unit
		Min	Typ	Max	
$V_{ICM}$ (AC and DC coupled)	$V_{CCR\_GXB} = 0.9\text{ V}$	—	600	—	mV
	$V_{CCR\_GXB} = 1.03\text{ V}$	—	700	—	mV
	$V_{CCR\_GXB} = 1.11\text{ V}$	—	700	—	mV
$t_{LTR}^{(40)}$	—	—	—	10	$\mu\text{s}$
$t_{LTD}^{(41)}$	—	4	—	—	$\mu\text{s}$
$t_{LTD\_manual}^{(42)}$	—	4	—	—	$\mu\text{s}$
$t_{LTR\_LTD\_manual}^{(43)}$	—	15	—	—	$\mu\text{s}$
Run Length	—	—	—	200	UI
CDR PPM tolerance	PCIe-only	-300	—	300	PPM
	All other protocols	-1000	—	1000	PPM
Programmable DC Gain	DC Gain Setting = 0	—	-10	—	dB
	DC Gain Setting = 1	—	-6.5	—	dB
	DC Gain Setting = 2	—	-3	—	dB
	DC Gain Setting = 3	—	0.5	—	dB
	DC Gain Setting = 4	—	4	—	dB

<sup>(40)</sup>  $t_{LTR}$  is the time required for the receive CDR to lock to the input reference clock frequency after coming out of reset.

<sup>(41)</sup>  $t_{LTD}$  is time required for the receiver CDR to start recovering valid data after the `rx_is_lockedto data` signal goes high.

<sup>(42)</sup>  $t_{LTD\_manual}$  is the time required for the receiver CDR to start recovering valid data after the `rx_is_lockedto data` signal goes high when the CDR is functioning in the manual mode.

<sup>(43)</sup>  $t_{LTR\_LTD\_manual}$  is the time the receiver CDR must be kept in lock to reference (LTR) mode after the `rx_is_lockedto ref` signal goes high when the CDR is functioning in the manual mode.



Table 33: Transmitter Specifications—Preliminary

Symbol/Description	Condition	Transceiver Speed Grades 1, 2, 3, 4, and 5			Unit
		Min	Typ	Max	
Supported I/O Standards	—	High Speed Differential I/O <sup>(44)</sup>			—
Differential on-chip termination resistors	85- $\Omega$ setting	—	$85 \pm 20\%$	—	$\Omega$
	100- $\Omega$ setting	—	$100 \pm 20\%$	—	$\Omega$
	120- $\Omega$ setting	—	$120 \pm 20\%$	—	$\Omega$
	150- $\Omega$ setting	—	$150 \pm 20\%$	—	$\Omega$
$V_{OCM}$ (AC coupled)	$V_{CCT} = 0.9$ V	—	450	—	mV
	$V_{CCT} = 1.03$ V	—	500	—	mV
	$V_{CCT} = 1.11$ V	—	550	—	mV
$V_{OCM}$ (DC coupled)	$V_{CCT} = 0.9$ V	—	450	—	mV
	$V_{CCT} = 1.03$ V	—	500	—	mV
	$V_{CCT} = 1.11$ V	—	550	—	mV
Rise time <sup>(45)</sup>	20% to 80%	20	—	130	ps
Fall time <sup>(45)</sup>	80% to 20%	20	—	130	ps
Intra-differential pair skew	TX $V_{CM} = 0.5$ V and slew rate of 15 ps	—	—	15	ps

<sup>(44)</sup> High Speed Differential I/O is the dedicated I/O standard for the transmitter in Arria 10 transceivers.<sup>(45)</sup> The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.

Table 34: Typical Transmitter  $V_{OD}$  Settings—Preliminary

Symbol	$V_{OD}$ Setting	$V_{OD}/V_{CCT}$ Ratio
$V_{OD}$ differential value = $V_{OD}/V_{CCT}$ ratio x $V_{CCT}$	31	1.00
	30	0.97
	29	0.93
	28	0.90
	27	0.87
	26	0.83
	25	0.80
	24	0.77
	23	0.73
	22	0.70
	21	0.67
	20	0.63
	19	0.60
	18	0.57
	17	0.53
	16	0.50
	15	0.47
	14	0.43
	13	0.40
	12	0.37

## Core Performance Specifications

### Clock Tree Specifications

Table 35: Clock Tree Performance for Arria 10 Devices—Preliminary

Parameter	Performance			Unit
	-E1L, -E1M <sup>(46)</sup> , -E1S, -I1L, -I1M <sup>(46)</sup> , -I1S	-E2L, -E2S, -I2L, -I2S	-E1M <sup>(47)</sup> , -I1M <sup>(47)</sup> , -E3S, -I3S	
Global clock, regional clock, and small periphery clock	644	644	644	MHz
Large periphery clock	525	525	525	MHz

### PLL Specifications

#### Fractional PLL Specifications

Table 36: Fractional PLL Specifications for Arria 10 Devices—Preliminary

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$f_{IN}$	Input clock frequency	-1 speed grade	50	—	1000 <sup>(48)</sup>	MHz
		-2 speed grade	50	—	TBD <sup>(48)</sup>	MHz
		-3 speed grade	50	—	TBD <sup>(48)</sup>	MHz
$f_{INPFD}$	Input clock frequency to the phase frequency detector (PFD)	—	50	—	325	MHz
$f_{VCO}$	PLL voltage-controlled oscillator (VCO) operating range	-1, -2, -3 speed grade	3.125	—	6.25	GHz

<sup>(46)</sup> When you power  $V_{CC}$  and  $V_{CCP}$  at nominal voltage of 0.90 V.

<sup>(47)</sup> When you power  $V_{CC}$  and  $V_{CCP}$  at lower voltage of 0.83 V.

<sup>(48)</sup> This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$t_{\text{EINDUTY}}$	Input clock duty cycle	—	40	—	60	%
$f_{\text{OUT}}$	Output frequency for internal global or regional clock	-1, -2, -3 speed grade	—	—	644	MHz
$f_{\text{DYCONFIGCLK}}$	Dynamic configuration clock for <code>mgmt_clk</code> and <code>scanclk</code>	—	—	—	100	MHz
$t_{\text{LOCK}}$	Time required to lock from end-of-device configuration or deassertion of <code>areset</code>	—	—	—	1	ms
$t_{\text{DLOCK}}$	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	—	—	—	1	ms
$f_{\text{CLBW}}$	PLL closed-loop bandwidth	Low	—	TBD	—	MHz
		Medium	—	TBD	—	MHz
		High	—	TBD	—	MHz
$t_{\text{PLL_PSERR}}$	Accuracy of PLL phase shift	—	—	—	$\pm 50$	ps
$t_{\text{ARESET}}$	Minimum pulse width on the <code>areset</code> signal	—	10	—	—	ns
$t_{\text{INCCJ}}^{(49)(50)}$	Input clock cycle-to-cycle jitter	$F_{\text{REF}} \geq 100$ MHz	—	—	TBD	UI (p-p)
		$F_{\text{REF}} < 100$ MHz	—	—	TBD	ps (p-p)
$t_{\text{FOUTPJ}}^{(51)}$	Period jitter for clock output in fractional mode	$F_{\text{OUT}} \geq 100$ MHz	—	—	TBD	ps (p-p)
		$F_{\text{OUT}} < 100$ MHz	—	—	TBD	mUI (p-p)

<sup>(49)</sup> A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

<sup>(50)</sup>  $F_{\text{REF}}$  is  $f_{\text{IN}}/N$ , specification applies when  $N = 1$ .

<sup>(51)</sup> External memory interface clock output jitter specifications use a different measurement method, which are available in Memory Output Clock Jitter Specification for Arria 10 Devices table.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$t_{\text{FOUTCCJ}}^{(51)}$	Cycle-to-cycle jitter for clock output in fractional mode	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	TBD	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	TBD	mUI (p-p)
$t_{\text{OUTPJ}}^{(51)}$	Period jitter for clock output in integer mode	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	TBD	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	TBD	mUI (p-p)
$t_{\text{OUTCCJ}}^{(51)}$	Cycle-to-cycle jitter for clock output in integer mode	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	TBD	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	TBD	mUI (p-p)
$dK_{\text{BIT}}$	Bit number of Delta Sigma Modulator (DSM)	—	—	32	—	bit

**Related Information**

[Memory Output Clock Jitter Specifications](#) on page 53

Provides more information about the external memory interface clock output jitter specifications.

**I/O PLL Specifications****Table 37: I/O PLL Specifications for Arria 10 Devices—Preliminary**

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$f_{\text{IN}}$	Input clock frequency	-1 speed grade	10	—	800 <sup>(52)</sup>	MHz
		-2 speed grade	10	—	700 <sup>(52)</sup>	MHz
		-3 speed grade	10	—	650 <sup>(52)</sup>	MHz
$f_{\text{INPFD}}$	Input clock frequency to the PFD	—	10	—	325	MHz
$f_{\text{VCO}}$	PLL VCO operating range	-1 speed grade	600	—	1600	MHz
		-2 speed grade	600	—	1434	MHz
		-3 speed grade	600	—	1250	MHz

<sup>(52)</sup> This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$f_{CLBW}$	PLL closed-loop bandwidth	—	0.1	—	8	MHz
$t_{EINDUTY}$	Input clock or external feedback clock input duty cycle	—	40	—	60	%
$f_{OUT}$	Output frequency for internal global or regional clock (c counter)	-1, -2, -3 speed grade	—	—	644	MHz
$f_{OUT\_EXT}$	Output frequency for external clock output	-1 speed grade	—	—	800	MHz
		-2 speed grade	—	—	720	MHz
		-3 speed grade	—	—	650	MHz
$t_{OUTDUTY}$	Duty cycle for dedicated external clock output (when set to 50%)	—	45	50	55	%
$t_{FCOMP}$	External feedback clock compensation time	—	—	—	10	ns
$f_{DYCONFIGCLK}$	Dynamic configuration clock for <code>mgmt_clk</code> and <code>scanclk</code>	—	—	—	100	MHz
$t_{LOCK}$	Time required to lock from end-of-device configuration or deassertion of <code>areset</code>	—	—	—	1	ms
$t_{DLOCK}$	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	—	—	—	1	ms
$t_{PLL\_PSERR}$	Accuracy of PLL phase shift	—	—	—	±50	ps
$t_{ARESET}$	Minimum pulse width on the <code>areset</code> signal	—	10	—	—	ns

Symbol	Parameter	Condition	Min	Typ	Max	Unit
$t_{\text{INCCJ}}^{(53)(54)}$	Input clock cycle-to-cycle jitter	$F_{\text{REF}} \geq 100 \text{ MHz}$	—	—	TBD	UI (p-p)
		$F_{\text{REF}} < 100 \text{ MHz}$	—	—	TBD	ps (p-p)
$t_{\text{OUTPJ\_DC}}$	Period jitter for dedicated clock output	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	TBD	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	TBD	mUI (p-p)
$t_{\text{OUTCCJ\_DC}}$	Cycle-to-cycle jitter for dedicated clock output	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	TBD	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	TBD	mUI (p-p)
$t_{\text{OUTPJ\_IO}}^{(55)}$	Period jitter for clock output on the regular I/O	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	TBD	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	TBD	mUI (p-p)
$t_{\text{OUTCCJ\_IO}}^{(55)}$	Cycle-to-cycle jitter for clock output on the regular I/O	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	TBD	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	TBD	mUI (p-p)
$t_{\text{CASC\_OUTPJ\_DC}}$	Period jitter for dedicated clock output in cascaded PLLs	$F_{\text{OUT}} \geq 100 \text{ MHz}$	—	—	TBD	ps (p-p)
		$F_{\text{OUT}} < 100 \text{ MHz}$	—	—	TBD	mUI (p-p)

**Related Information**

[Memory Output Clock Jitter Specifications](#) on page 53

Provides more information about the external memory interface clock output jitter specifications.

<sup>(53)</sup> A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.

<sup>(54)</sup>  $F_{\text{REF}}$  is  $f_{\text{IN}}/N$ , specification applies when  $N = 1$ .

<sup>(55)</sup> External memory interface clock output jitter specifications use a different measurement method, which are available in Memory Output Clock Jitter Specification for Arria 10 Devices table.

## DSP Block Specifications

Table 38: DSP Block Performance Specifications for Arria 10 Devices ( $V_{CC}$  and  $V_{CCP}$  at 0.9 V Typical Value)—Preliminary

Mode	Performance						Unit
	-E1L, -E1M <sup>(56)</sup> , -E1S	-I1L, -I1M <sup>(56)</sup> , -I1S	-E2L, -E2S	-I2L, -I2S	-E1M <sup>(57)</sup> , -E3S	-I1M <sup>(57)</sup> , -I3S	
Fixed-point 18 × 19 multiplication mode	548	528	456	438	364	346	MHz
Fixed-point 27 × 27 multiplication mode	541	522	450	434	358	344	MHz
Fixed-point 18 × 18 multiplier adder mode	548	529	459	440	370	351	MHz
Fixed-point 18 × 18 multiplier adder summed with 36-bit input mode	539	517	444	422	349	326	MHz
Fixed-point 18 × 19 systolic mode	548	529	459	440	370	351	MHz
Complex 18 × 19 multiplication mode	548	528	456	438	364	346	MHz
Floating point multiplication mode	548	527	447	427	347	326	MHz
Floating point adder or subtract mode	488	471	388	369	288	266	MHz
Floating point multiplier adder or subtract mode	483	465	386	368	290	270	MHz
Floating point multiplier accumulate mode	510	490	418	393	326	294	MHz
Floating point vector one mode	502	482	404	382	306	282	MHz
Floating point vector two mode	474	455	383	367	293	278	MHz

<sup>(56)</sup> When you power  $V_{CC}$  and  $V_{CCP}$  at nominal voltage of 0.90 V.<sup>(57)</sup> When you power  $V_{CC}$  and  $V_{CCP}$  at lower voltage of 0.83 V.



**Table 39: DSP Block Performance Specifications for Arria 10 Devices ( $V_{CC}$  and  $V_{CCP}$  at 0.95 V Typical Value)—Preliminary**

Mode	Performance		Unit
	-I1L, -I1M <sup>(56)</sup> , -I1S	-I2L, -I2S	
Fixed-point 18 × 19 multiplication mode	635	517	MHz
Fixed-point 27 × 27 multiplication mode	633	517	MHz
Fixed-point 18 × 18 multiplier adder mode	635	516	MHz
Fixed-point 18 × 18 multiplier adder summed with 36-bit input mode	631	509	MHz
Fixed-point 18 × 19 systolic mode	635	516	MHz
Complex 18 × 19 multiplication mode	635	517	MHz
Floating point multiplication mode	635	501	MHz
Floating point adder or subtract mode	564	468	MHz
Floating point multiplier adder or subtract mode	564	475	MHz
Floating point multiplier accumulate mode	581	482	MHz
Floating point vector one mode	574	471	MHz
Floating point vector two mode	550	450	MHz

### Memory Block Specifications

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to 50% output duty cycle. Use the Quartus II software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in  $f_{MAX}$ .

Table 40: Memory Block Performance Specifications for Arria 10 Devices—Preliminary

Memory	Mode	Resources Used		Performance					Unit
		ALUTs	Memory Block	-E1L, -E1M <sup>(58)</sup> , -E1S	-I1L, -I1M <sup>(58)</sup> , - I1S	-E1M <sup>(59)</sup> , -I1M <sup>(59)</sup>	-E2L, -E2S, -I2L, -I2S	-E3S, -I3S	
MLAB	Single port, all supported widths (×16/×32)	0	1	700	660	490	570	490	MHz
	Simple dual-port, all supported widths (×16/×32)	0	1	700	660	490	570	490	MHz
	Simple dual-port with read and write at the same address	0	1	460	450	330	400	330	MHz
	ROM, all supported width (×16/×32)	0	1	700	660	490	570	490	MHz

<sup>(58)</sup> When you power  $V_{CC}$  and  $V_{CCP}$  at nominal voltage of 0.90 V.

Memory	Mode	Resources Used		Performance					
		ALUTs	Memory Block	-E1L, -E1M <sup>(58)</sup> , -E1S	-I1L, -I1M <sup>(58)</sup> , -I1S	-E1M <sup>(59)</sup> , -I1M <sup>(59)</sup>	-E2L, -E2S, -I2L, -I2S	-E3S, -I3S	Unit
M20K Block	Single-port, all supported widths	0	1	730	690	510	625	530	MHz
	Simple dual-port, all supported widths	0	1	730	690	510	625	530	MHz
	Simple dual-port with the read-during-write option set to <b>Old Data</b> , all supported widths	0	1	550	520	410	470	410	MHz
	Simple dual-port with ECC enabled, 512 × 32	0	1	470	450	360	410	360	MHz
	Simple dual-port with ECC and optional pipeline registers enabled, 512 × 32	0	1	620	590	470	520	470	MHz
	True dual port, all supported widths	0	1	730	690	510	625	530	MHz
	ROM, all supported widths	0	1	730	690	510	680	570	MHz

<sup>(58)</sup> When you power  $V_{CC}$  and  $V_{CCP}$  at nominal voltage of 0.90 V.

<sup>(59)</sup> When you power  $V_{CC}$  and  $V_{CCP}$  at lower voltage of 0.83 V.

<sup>(59)</sup> When you power  $V_{CC}$  and  $V_{CCP}$  at lower voltage of 0.83 V.

## Temperature Sensing Diode Specifications

### Internal Temperature Sensing Diode Specifications

**Table 41: Internal Temperature Sensing Diode Specifications for Arria 10 Devices—Preliminary**

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with no Missing Codes
-40 to 125 °C	±5 °C	No	1 MHz	< 5 ms	10 bits	10 bits

### External Temperature Sensing Diode Specifications

**Table 42: External Temperature Sensing Diode Specifications for Arria 10 Devices—Preliminary**

Description	Min	Typ	Max	Unit
$I_{\text{bias}}$ , diode source current	10	—	100	μA
$V_{\text{bias}}$ , voltage across diode	0.3	—	0.9	V
Series resistance	—	—	< 1	Ω
Diode ideality factor	—	1.03	—	—

### Internal Voltage Sensor Specifications

**Table 43: Internal Voltage Sensor Specifications for Arria 10 Devices—Preliminary**

Parameter	Minimum	Typical	Maximum	Unit
Resolution	10	—	12	Bit
Sampling rate	—	—	500	Ksps
Differential non-linearity (DNL)	—	—	±1	LSB
Integral non-linearity (INL)	—	—	±3	LSB
Input capacitance	—	20	—	pF
Signal to noise and distortion ratio (SNR)	60	—	—	dB

Parameter		Minimum	Typical	Maximum	Unit
Clock frequency		—	—	20	MHz
Unipolar Input Mode	Input signal range for Vsigp	0	—	1.5	V
	Common mode voltage on Vsign	0	—	0.25	V
	Input signal range for Vsigp – Vsign	0	—	1.25	V
Bipolar Input Mode	Input signal range for Vsigp	0	—	1.25	V
	Input signal range for Vsigp – Vsign	-0.625	—	0.625	V

## Periphery Performance Specifications

This section describes the periphery performance, high-speed I/O, and external memory interface.

Actual achievable frequency depends on design and system specific factors. Ensure proper timing closure in your design and perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

## High-Speed I/O Specifications

**Table 44: High-Speed I/O Specifications for Arria 10 Devices—Preliminary**

When serializer/deserializer (SERDES) factor J = 3 to 10, use the SERDES block.

For LVDS applications, you must use the PLLs in integer PLL mode.

You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

Symbol	Condition	-E1L, -E1M <sup>(60)</sup> , -E1S, -I1L, -I1M <sup>(60)</sup> , -I1S			-E2L, -E2S, -I2L, -I2S			-E1M <sup>(61)</sup> , -I1M <sup>(61)</sup> , -E3S, -I3S			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$f_{\text{HSCLK\_in}}$ (input clock frequency) True Differential I/O Standards	Clock boost factor W = 1 to 40 <sup>(62)</sup>	10	—	800	10	—	700	10	—	625	MHz
$f_{\text{HSCLK\_in}}$ (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 <sup>(62)</sup>	10	—	625	10	—	625	10	—	525	MHz
$f_{\text{HSCLK\_OUT}}$ (output clock frequency)	—	—	—	800 <sup>(63)</sup>	—	—	700 <sup>(63)</sup>	—	—	625 <sup>(63)</sup>	MHz

<sup>(60)</sup> When you power  $V_{\text{CC}}$  and  $V_{\text{CCP}}$  at nominal voltage of 0.90 V.

<sup>(61)</sup> When you power  $V_{\text{CC}}$  and  $V_{\text{CCP}}$  at lower voltage of 0.83 V.

<sup>(62)</sup> Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.

<sup>(63)</sup> This is achieved by using the PHY clock network.

Symbol	Condition	-E1L, -E1M <sup>(60)</sup> , -E1S, -I1L, -I1M <sup>(60)</sup> , -I1S			-E2L, -E2S, -I2L, -I2S			-E1M <sup>(61)</sup> , -I1M <sup>(61)</sup> , -E3S, -I3S			Unit	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Transmitter	True Differential I/O Standards - f <sub>HSDR</sub> (data rate) <sup>(64)</sup>	SERDES factor J = 4 to 10 <sup>(65)(67)</sup> <sup>(66)</sup>	<sup>(67)</sup>	—	1600 <sup>(68)</sup>	<sup>(67)</sup>	—	1434 <sup>(68)</sup>	<sup>(67)</sup>	—	1250 <sup>(68)</sup>	Mbps
		SERDES factor J = 3 <sup>(65)(67)(66)</sup>	<sup>(67)</sup>	—	<sup>(68)</sup>	<sup>(67)</sup>	—	<sup>(68)</sup>	<sup>(67)</sup>	—	<sup>(68)</sup>	Mbps
		SERDES factor J = 2, uses DDR registers	<sup>(67)</sup>	—	840 <sup>(68)(69)</sup>	<sup>(67)</sup>	—	<sup>(68)(69)</sup>	<sup>(67)</sup>	—	<sup>(68)(69)</sup>	Mbps
		SERDES factor J = 1, uses DDR registers	<sup>(67)</sup>	—	420 <sup>(68)(69)</sup>	<sup>(67)</sup>	—	<sup>(68)(69)</sup>	<sup>(67)</sup>	—	<sup>(68)(69)</sup>	Mbps
	t <sub>x</sub> Jitter - True Differential I/O Standards	Total jitter for data rate, 600 Mbps – 1.6 Gbps	—	—	160	—	—	200	—	—	250	ps
		Total jitter for data rate, < 600 Mbps	—	—	0.1	—	—	0.12	—	—	0.15	UI
	t <sub>DUTY</sub> <sup>(70)</sup>	TX output clock duty cycle for Differential I/O Standards	45	50	55	45	50	55	45	50	55	%
	t <sub>RISE</sub> & t <sub>FALL</sub> <sup>(66)</sup> <sup>(71)</sup>	True Differential I/O Standards	—	—	160	—	—	180	—	—	200	ps
	TCCS <sup>(70)(64)</sup>	True Differential I/O Standards	—	—	150	—	—	150	—	—	150	ps

<sup>(60)</sup> When you power V<sub>CC</sub> and V<sub>CCP</sub> at nominal voltage of 0.90 V.

<sup>(61)</sup> When you power V<sub>CC</sub> and V<sub>CCP</sub> at lower voltage of 0.83 V.

Symbol		Condition	-E1L, -E1M <sup>(60)</sup> , -E1S, -I1L, -I1M <sup>(60)</sup> , -I1S			-E2L, -E2S, -I2L, -I2S			-E1M <sup>(61)</sup> , -I1M <sup>(61)</sup> , -E3S, -I3S			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Receiver	True Differential I/O Standards - $f_{\text{HSDRDPA}}$ (data rate)	SERDES factor J = 4 to 10 <sup>(65)(67)(66)</sup>	—	—	1600	—	—	1434	—	—	1250	Mbps
		SERDES factor J = 3 <sup>(65)(67)(66)</sup>	—	—	<sup>(68)</sup>	—	—	<sup>(68)</sup>	—	—	<sup>(68)</sup>	Mbps
	$f_{\text{HSDR}}$ (data rate) (without DPA) <sup>(64)</sup>	SERDES factor J = 3 to 10	<sup>(67)</sup>	—	<sup>(72)</sup>	<sup>(67)</sup>	—	<sup>(72)</sup>	<sup>(67)</sup>	—	<sup>(72)</sup>	Mbps
		SERDES factor J = 2, uses DDR registers	<sup>(67)</sup>	—	<sup>(69)</sup>	<sup>(67)</sup>	—	<sup>(69)</sup>	<sup>(67)</sup>	—	<sup>(69)</sup>	Mbps
		SERDES factor J = 1, uses DDR registers	<sup>(67)</sup>	—	<sup>(69)</sup>	<sup>(67)</sup>	—	<sup>(69)</sup>	<sup>(67)</sup>	—	<sup>(69)</sup>	Mbps
DPA (FIFO mode)	DPA run length	—	—	10000	—	—	10000	—	—	10000	UI	

<sup>(64)</sup> Requires package skew compensation with PCB trace length.

<sup>(65)</sup> The  $F_{\text{max}}$  specification is based on the fast clock used for serial data. The interface  $F_{\text{max}}$  is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

<sup>(66)</sup> The  $V_{\text{CC}}$  and  $V_{\text{CCP}}$  must be on a combined power layer and a maximum load of 5 pF for chip-to-chip interface.

<sup>(67)</sup> The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and serializer do not have a minimum toggle rate.

<sup>(68)</sup> Pending silicon characterization.

<sup>(69)</sup> The maximum ideal data rate is the SERDES factor (J) x the PLL maximum output frequency ( $f_{\text{OUT}}$ ) provided you can close the design timing and the signal integrity meets the interface requirements.

<sup>(70)</sup> Not applicable for  $\text{DIVCLK} = 1$ .


<sup>(71)</sup> This applies to default pre-emphasis and  $V_{\text{OD}}$  settings only.



Symbol	Condition	-E1L, -E1M <sup>(60)</sup> , -E1S, -I1L, -I1M <sup>(60)</sup> , -I1S			-E2L, -E2S, -I2L, -I2S			-E1M <sup>(61)</sup> , -I1M <sup>(61)</sup> , -E3S, -I3S			Unit	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
DPA (soft CDR mode)	DPA run length	SGMII/GbE protocol	—	—	5	—	—	5	—	—	5	UI
		All other protocols	—	—	50 data transition per 208 UI	—	—	50 data transition per 208 UI	—	—	50 data transition per 208 UI	—
Soft CDR mode	Soft-CDR ppm tolerance	—	—	300	—	—	300	—	—	300	± ppm	
Non DPA mode	Sampling Window	—	—	300	—	—	300	—	—	300	ps	

## DPA Lock Time Specifications

Figure 2: DPA Lock Time Specifications with DPA PLL Calibration Enabled



<sup>(60)</sup> When you power  $V_{CC}$  and  $V_{CCP}$  at nominal voltage of 0.90 V.

<sup>(61)</sup> When you power  $V_{CC}$  and  $V_{CCP}$  at lower voltage of 0.83 V.

<sup>(72)</sup> You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

<sup>(60)</sup> When you power  $V_{CC}$  and  $V_{CCP}$  at nominal voltage of 0.90 V.

<sup>(61)</sup> When you power  $V_{CC}$  and  $V_{CCP}$  at lower voltage of 0.83 V.

**Table 45: DPA Lock Time Specifications for Arria 10 Devices—Preliminary**

The specifications are applicable to both commercial and industrial grades. The DPA lock time is for one channel. One data transition is defined as a 0-to-1 or 1-to-0 transition.

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions <sup>(73)</sup>	Maximum Data Transition
SPI-4	00000000001111111111	2	128	640
Parallel Rapid I/O	00001111	2	128	640
	10010000	4	64	640
Miscellaneous	10101010	8	32	640
	01010101	8	32	640

<sup>(73)</sup> This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

## LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications

Figure 3: LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications for a Data Rate Equal to 1.6 Gbps





Table 46: LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate Equal to 1.6 Gbps—Preliminary

Jitter Frequency (Hz)		Sinusoidal Jitter (UI)
F1	10,000	25.00
F2	17,565	25.00
F3	1,493,000	0.35
F4	50,000,000	0.35

Figure 4: LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specifications for a Data Rate Less than 1.6 Gbps



## DLL Range Specifications

**Table 47: DLL Frequency Range Specifications for Arria 10 Devices—Preliminary**

Arria 10 devices support memory interface frequencies lower than 667 MHz, although the reference clock that feeds the DLL must be at least 667 MHz. To support interfaces below 667 MHz, multiply the reference clock feeding the DLL to ensure the frequency is within the supported range.

Parameter	Performance (for All Speed Grades)	Unit
DLL operating frequency range	667 – 1333	MHz

## DQS Logic Block Specifications

**Table 48: DQS Phase Shift Error Specifications for DLL-Delayed Clock ( $t_{DQS\_PSERR}$ ) for Arria 10 Devices—Preliminary**

This error specification is the absolute maximum and minimum error.

Symbol	Performance (for All Speed Grades)	Unit
$t_{DQS\_PSERR}$	5	ps

## Memory Output Clock Jitter Specifications

**Table 49: Memory Output Clock Jitter Specifications for Arria 10 Devices—Preliminary**

The clock jitter specification applies to the memory output clock pins clocked by an integer PLL, or generated using differential signal-splitter and double data I/O circuits clocked by a PLL output routed on a PHY clock network as specified. Altera recommends using PHY clock networks for better jitter performance.

The memory output clock jitter is applicable when an input jitter of 10 ps peak-to-peak is applied with bit error rate (BER)  $10^{-12}$ , equivalent to 14 sigma.

Parameter	Clock Network	Symbol	-E1L, -E1M <sup>(74)</sup> , -E1S, -I1L, -I1M <sup>(74)</sup> , -I1S		-E2L, -E2S, -I2L, -I2S		-E1M <sup>(75)</sup> , -I1M <sup>(75)</sup> , -E3S, -I3S		Unit
			Min	Max	Min	Max	Min	Max	
PHY clock	Clock period jitter	$t_{JIT(per)}$	58	58	58	58	58	58	ps
	Cycle-to-cycle period jitter	$t_{JIT(cc)}$	58	58	58	58	58	58	ps
	Duty cycle jitter	$t_{JIT(duty)}$	58	58	58	58	58	58	ps

## OCT Calibration Block Specifications


**Table 50: OCT Calibration Block Specifications for Arria 10 Devices—Preliminary**

Symbol	Description	Min	Typ	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks	—	—	20	MHz
$T_{OCTCAL}$	Number of OCTUSRCLK clock cycles required for $R_S$ OCT / $R_T$ OCT calibration	> 1000	—	—	Cycles
$T_{OCTSHIFT}$	Number of OCTUSRCLK clock cycles required for OCT code to shift out	—	32	—	Cycles
$T_{RS\_RT}$	Time required between the <code>dyn_term_ctrl</code> and <code>oe</code> signal transitions in a bidirectional I/O buffer to dynamically switch between $R_S$ OCT and $R_T$ OCT	—	2.5	—	ns

<sup>(74)</sup> When you power  $V_{CC}$  and  $V_{CCP}$  at nominal voltage of 0.90 V.

<sup>(75)</sup> When you power  $V_{CC}$  and  $V_{CCP}$  at lower voltage of 0.83 V.

Figure 5: Timing Diagram for on oe and dyn\_term\_ctrl Signals



## Configuration Specifications

This section provides configuration specifications and timing for Arria 10 devices.

### POR Specifications

Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the `nSTATUS` is released high and your device is ready to begin configuration.

Table 51: Fast and Standard POR Delay Specification for Arria 10 Devices—Preliminary

POR Delay	Minimum	Maximum	Unit
Fast	4	12 <sup>(76)</sup>	ms
Standard	100	300	ms

#### Related Information

##### [MSEL Pin Settings](#)

Provides more information about POR delay based on MSEL pin settings for each configuration scheme.

<sup>(76)</sup> The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

## JTAG Configuration Timing

Table 52: JTAG Timing Parameters and Values for Arria 10 Devices—Preliminary

Symbol	Description	Min	Max	Unit
$t_{JCP}$	TCK clock period	30, 167 <sup>(77)</sup>	—	ns
$t_{JCH}$	TCK clock high time	14	—	ns
$t_{JCL}$	TCK clock low time	14	—	ns
$t_{JPSU}$ (TDI)	TDI JTAG port setup time	2	—	ns
$t_{JPSU}$ (TMS)	TMS JTAG port setup time	3	—	ns
$t_{JPH}$	JTAG port hold time	5	—	ns
$t_{JPCO}$	JTAG port clock to output	—	11	ns
$t_{JPZX}$	JTAG port high impedance to valid output	—	14	ns
$t_{JPXZ}$	JTAG port valid output to high impedance	—	14	ns

## FPP Configuration Timing

### DCLK-to-DATA[ ] Ratio ( $r$ ) for FPP Configuration

Fast passive parallel (FPP) configuration requires a different DCLK-to-DATA[ ] ratio when you turn on encryption or the compression feature.

Depending on the DCLK-to-DATA[ ] ratio, the host must send a DCLK frequency that is  $r$  times the DATA[ ] rate in byte per second (Bps) or word per second (Wps). For example, in FPP  $\times 16$  where the  $r$  is 2, the DCLK frequency must be 2 times the DATA[ ] rate in Wps.

<sup>(77)</sup> The minimum TCK clock period is 167 ns if  $V_{CCBAT}$  is within the range 1.2 V – 1.5 V when you perform the volatile key programming.

**Table 53: DCLK-to-DATA[] Ratio for Arria 10 Devices—Preliminary**

You cannot turn on encryption and compression at the same time for Arria 10 devices.

Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] Ratio (r)
FPP (8-bit wide)	Off	Off	1
	On	Off	1
	Off	On	2
FPP (16-bit wide)	Off	Off	1
	On	Off	2
	Off	On	4
FPP (32-bit wide)	Off	Off	1
	On	Off	4
	Off	On	8

#### FPP Configuration Timing when DCLK-to-DATA[] = 1

**Note:** When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP ×8, FPP ×16, and FPP ×32. For the respective DCLK-to-DATA[] ratio, refer to the DCLK-to-DATA[] Ratio for Arria 10 Devices table.

**Table 54: FPP Timing Parameters When the DCLK-to-DATA[] Ratio is 1 for Arria 10 Devices—Preliminary**

Use these timing parameters when the decompression and design security features are disabled.

Symbol	Parameter	Minimum	Maximum	Unit
t <sub>CF2CD</sub>	nCONFIG low to CONF_DONE low	—	600	ns
t <sub>CF2ST0</sub>	nCONFIG low to nSTATUS low	—	600	ns
t <sub>CFG</sub>	nCONFIG low pulse width	2	—	μs
t <sub>STATUS</sub>	nSTATUS low pulse width	268	1,506 <sup>(78)</sup>	μs
t <sub>CF2ST1</sub>	nCONFIG high to nSTATUS high	—	1,506 <sup>(79)</sup>	μs

<sup>(78)</sup> This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.



Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CK}^{(80)}$	nCONFIG high to first rising edge on DCLK	1,506	—	$\mu\text{s}$
$t_{ST2CK}^{(80)}$	nSTATUS high to first rising edge of DCLK	2	—	$\mu\text{s}$
$t_{DSU}$	DATA[ ] setup time before rising edge on DCLK	5.5	—	ns
$t_{DH}$	DATA[ ] hold time after rising edge on DCLK	0	—	ns
$t_{CH}$	DCLK high time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CL}$	DCLK low time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CLK}$	DCLK period	$1/f_{MAX}$	—	s
$f_{MAX}$	DCLK frequency (FPP $\times 8/\times 16$ )	—	125	MHz
	DCLK frequency (FPP $\times 32$ )	—	100	MHz
$t_{CD2UM}$	CONF_DONE high to user mode <sup>(81)</sup>	175	437	$\mu\text{s}$
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	$4 \times$ maximum DCLK period	—	—
$t_{CD2UMC}$	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (600 \times \text{CLKUSR period})$	—	—

**Related Information****FPP Configuration Timing**

Provides the FPP configuration timing waveforms.

<sup>(79)</sup> This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

<sup>(80)</sup> If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

<sup>(81)</sup> The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

## FPP Configuration Timing when DCLK-to-DATA[] &gt;1

Table 55: FPP Timing Parameters When the DCLK-to-DATA[] Ratio is &gt;1 for Arria 10 Devices—Preliminary

Use these timing parameters when you use the decompression and design security features.

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CD}$	nCONFIG low to CONF_DONE low	—	600	ns
$t_{CF2ST0}$	nCONFIG low to nSTATUS low	—	600	ns
$t_{CFG}$	nCONFIG low pulse width	2	—	$\mu$ s
$t_{STATUS}$	nSTATUS low pulse width	268	1,506 <sup>(82)</sup>	$\mu$ s
$t_{CF2ST1}$	nCONFIG high to nSTATUS high	—	1,506 <sup>(82)</sup>	$\mu$ s
$t_{CF2CK}$ <sup>(83)</sup>	nCONFIG high to first rising edge on DCLK	1,506	—	$\mu$ s
$t_{ST2CK}$ <sup>(83)</sup>	nSTATUS high to first rising edge of DCLK	2	—	$\mu$ s
$t_{DSU}$	DATA[ ] setup time before rising edge on DCLK	5.5	—	ns
$t_{DH}$	DATA[ ] hold time after rising edge on DCLK	$N-1/f_{DCLK}$ <sup>(84)</sup>	—	s
$t_{CH}$	DCLK high time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CL}$	DCLK low time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CLK}$	DCLK period	$1/f_{MAX}$	—	s
$f_{MAX}$	DCLK frequency (FPP $\times 8/\times 16$ )	—	125	MHz
	DCLK frequency (FPP $\times 32$ )	—	100	MHz
$t_R$	Input rise time	—	40	ns
$t_F$	Input fall time	—	40	ns
$t_{CD2UM}$	CONF_DONE high to user mode <sup>(85)</sup>	175	437	$\mu$ s

<sup>(82)</sup> You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

<sup>(83)</sup> If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

<sup>(84)</sup>  $N$  is the DCLK-to-DATA ratio and  $f_{DCLK}$  is the DCLK frequency the system is operating.

<sup>(85)</sup> The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	$4 \times$ maximum DCLK period	—	—
$t_{CD2UMC}$	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (600 \times \text{CLKUSR period})$	—	—

**Related Information****FPP Configuration Timing**

Provides the FPP configuration timing waveforms.

## AS Configuration Timing

**Table 56: AS Timing Parameters for AS  $\times 1$  and AS  $\times 4$  Configurations in Arria 10 Devices—Preliminary**

The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

The  $t_{CF2CD}$ ,  $t_{CF2ST0}$ ,  $t_{CFG}$ ,  $t_{STATUS}$ , and  $t_{CF2ST1}$  timing parameters are identical to the timing parameters for passive serial (PS) mode listed in PS Timing Parameters for Arria 10 Devices table.

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CO}$	DCLK falling edge to AS_DATA0/ASDO output	—	4	ns
$t_{SU}$	Data setup time before falling edge on DCLK	1	—	ns
$t_{DH}$	Data hold time after falling edge on DCLK	1.5	—	ns
$t_{CD2UM}$	CONF_DONE high to user mode	175	437	$\mu\text{s}$
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	$4 \times$ maximum DCLK period	—	—
$t_{CD2UMC}$	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (600 \times \text{CLKUSR period})$	—	—

**Related Information**

- **PS Configuration Timing** on page 60

- **AS Configuration Timing**

Provides the AS configuration timing waveform.

## DCLK Frequency Specification in the AS Configuration Scheme

**Table 57: DCLK Frequency Specification in the AS Configuration Scheme—Preliminary**

This table lists the internal clock frequency specification for the AS configuration scheme.

The DCLK frequency specification applies when you use the internal oscillator as the configuration clock source.

The AS multi-device configuration scheme does not support DCLK frequency of 100 MHz.

You can only set 12.5, 25, 50, and 100 MHz in the Quartus II software.

Parameter	Minimum	Typical	Maximum	Unit
DCLK frequency in AS configuration scheme	5.3	7.9	12.5	MHz
	10.6	15.7	25.0	MHz
	21.3	31.4	50.0	MHz
	42.6	62.9	100.0	MHz

## PS Configuration Timing

**Table 58: PS Timing Parameters for Arria 10 Devices—Preliminary**

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CD}$	nCONFIG low to CONF_DONE low	—	600	ns
$t_{CF2ST0}$	nCONFIG low to nSTATUS low	—	600	ns
$t_{CFG}$	nCONFIG low pulse width	2	—	$\mu$ s
$t_{STATUS}$	nSTATUS low pulse width	268	1,506 <sup>(86)</sup>	$\mu$ s
$t_{CF2ST1}$	nCONFIG high to nSTATUS high	—	1,506 <sup>(87)</sup>	$\mu$ s

<sup>(86)</sup> This value is applicable if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

<sup>(87)</sup> This value is applicable if you do not delay configuration by externally holding the nSTATUS low.

Symbol	Parameter	Minimum	Maximum	Unit
$t_{CF2CK}^{(88)}$	nCONFIG high to first rising edge on DCLK	1,506	—	$\mu\text{s}$
$t_{ST2CK}^{(88)}$	nSTATUS high to first rising edge of DCLK	2	—	$\mu\text{s}$
$t_{DSU}$	DATA[ ] setup time before rising edge on DCLK	5.5	—	ns
$t_{DH}$	DATA[ ] hold time after rising edge on DCLK	0	—	ns
$t_{CH}$	DCLK high time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CL}$	DCLK low time	$0.45 \times 1/f_{MAX}$	—	s
$t_{CLK}$	DCLK period	$1/f_{MAX}$	—	s
$f_{MAX}$	DCLK frequency	—	125	MHz
$t_{CD2UM}$	CONF_DONE high to user mode <sup>(89)</sup>	175	437	$\mu\text{s}$
$t_{CD2CU}$	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	—	—
$t_{CD2UMC}$	CONF_DONE high to user mode with CLKUSR option on	$t_{CD2CU} + (600 \times \text{CLKUSR period})$	—	—

**Related Information**

**PS Configuration Timing**

Provides the PS configuration timing waveform.

**Initialization**

**Table 59: Initialization Clock Source Option and the Maximum Frequency for Arria 10 Devices—Preliminary**

Initialization Clock Source	Configuration Scheme	Maximum Frequency (MHz)	Minimum Number of Clock Cycles
Internal Oscillator	AS, PS, and FPP	12.5	600
CLKUSR <sup>(90)(91)</sup>	AS, PS, and FPP	100	

<sup>(88)</sup> If nSTATUS is monitored, follow the  $t_{ST2CK}$  specification. If nSTATUS is not monitored, follow the  $t_{CF2CK}$  specification.

<sup>(89)</sup> The minimum and maximum numbers apply only if you choose the internal oscillator as the clock source for initializing the device.

## Configuration Files

**Table 60: Uncompressed .rbf Sizes for Arria 10 Devices—Preliminary**

Use this table to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size.

Variant	Product Line	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)	Recommended EPCQ-L Serial Configuration Device
Arria 10 GX	GX 016	81,923,582	1,356,716	EPCQ-L1024
	GX 022	81,923,582	1,356,716	EPCQ-L1024
	GX 027	122,591,622	1,360,284	EPCQ-L1024
	GX 032	122,591,622	1,360,284	EPCQ-L1024
	GX 048	177,341,246	1,454,656	EPCQ-L1024
	GX 057	252,831,072	1,549,028	EPCQ-L1024
	GX 066	252,831,072	1,549,028	EPCQ-L1024
	GX 900	351,292,512	1,885,396	EPCQ-L1024
Arria 10 GT	GX 1150	351,292,512	1,885,396	EPCQ-L1024
	GT 900	351,292,512	1,885,396	EPCQ-L1024
	GT 1150	351,292,512	1,885,396	EPCQ-L1024

<sup>(90)</sup> To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software from the **General** panel of the **Device and Pin Options** dialog box.

<sup>(91)</sup> If you use the CLKUSR pin for AS and transceiver calibration simultaneously, the only allowed frequency is 100 MHz.

Variant	Product Line	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)	Recommended EPCQ-L Serial Configuration Device
Arria 10 SX	SX 016	81,923,582	1,356,716	EPCQ-L1024
	SX 022	81,923,582	1,356,716	EPCQ-L1024
	SX 027	122,591,622	1,360,284	EPCQ-L1024
	SX 032	122,591,622	1,360,284	EPCQ-L1024
	SX 048	177,341,246	1,454,656	EPCQ-L1024
	SX 057	252,831,072	1,549,028	EPCQ-L1024
	SX 066	252,831,072	1,549,028	EPCQ-L1024

## Minimum Configuration Time Estimation

**Table 61: Minimum Configuration Time Estimation for Arria 10 Devices—Preliminary**

The estimated values are based on the configuration uncompressed raw binary file (.rbf) sizes in Uncompressed .rbf Sizes for Arria 10 Devices table.

Variant	Product Line	Active Serial <sup>(92)</sup>			Fast Passive Parallel <sup>(93)</sup>		
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)
Arria 10 GX	GX 016	4	100	204.81	32	100	25.60
	GX 022	4	100	204.81	32	100	25.60
	GX 027	4	100	306.48	32	100	38.31
	GX 032	4	100	306.48	32	100	38.31
	GX 048	4	100	443.35	32	100	55.42
	GX 057	4	100	632.08	32	100	79.01
	GX 066	4	100	632.08	32	100	79.01
	GX 900	4	100	883.20	32	100	110.40
	GX 1150	4	100	883.20	32	100	110.40
Arria 10 GT	GT 900	4	100	883.20	32	100	110.40
	GT 1150	4	100	883.20	32	100	110.40

<sup>(92)</sup> DCLK frequency of 100 MHz using external CLKUSR.



Variant	Product Line	Active Serial <sup>(92)</sup>			Fast Passive Parallel <sup>(93)</sup>		
		Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)
Arria 10 SX	SX 016	4	100	204.81	32	100	25.60
	SX 022	4	100	204.81	32	100	25.60
	SX 027	4	100	306.48	32	100	38.31
	SX 032	4	100	306.48	32	100	38.31
	SX 048	4	100	443.35	32	100	55.42
	SX 057	4	100	632.08	32	100	79.01
	SX 066	4	100	632.08	32	100	79.01

**Related Information**[Configuration Files](#) on page 62

## Remote System Upgrades

**Table 62: Remote System Upgrade Circuitry Timing Specifications for Arria 10 Devices—Preliminary**

Parameter	Minimum	Maximum	Unit
$f_{\text{MAX\_RU\_CLK}}$ <sup>(94)</sup>	—	40	MHz
$t_{\text{RU\_nCONFIG}}$ <sup>(95)</sup>	250	—	ns
$t_{\text{RU\_nRSTIMER}}$ <sup>(96)</sup>	250	—	ns

<sup>(92)</sup> DCLK frequency of 100 MHz using external CLKUSR.<sup>(93)</sup> Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.<sup>(93)</sup> Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.<sup>(94)</sup> This clock is user-supplied to the remote system upgrade circuitry. If you are using the ALTREMOTE\_UPDATE megafunction IP core, the clock user-supplied to the ALTREMOTE\_UPDATE IP core must meet this specification.<sup>(95)</sup> This is equivalent to strobing the reconfiguration input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification.<sup>(96)</sup> This is equivalent to strobing the reset\_timer input of the ALTREMOTE\_UPDATE IP core high for the minimum timing specification.

**Related Information**

- [Remote System Upgrade State Machine](#)  
Provides more information about configuration reset (RU\_CONFIG) signal.
- [User Watchdog Timer](#)  
Provides more information about reset\_timer (RU\_nRSTIMER) signal.

## User Watchdog Internal Circuitry Timing Specifications

**Table 63: User Watchdog Internal Oscillator Frequency Specifications for Arria 10 Devices—Preliminary**

Parameter	Minimum	Typical	Maximum	Unit
User watchdog internal oscillator frequency	5.3	7.9	12.5	MHz

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

**Related Information**[Arria 10 I/O Timing Spreadsheet](#)

Provides the Arria 10 Excel-based I/O timing spreadsheet.

## Programmable IOE Delay

**Table 64: IOE Programmable Delay for Arria 10 Devices—Preliminary**

For the exact values for each setting, use the latest version of the Quartus II software.





Parameter <sup>(97)</sup>	Available Settings	Minimum Offset <sup>(98)</sup>	Fast Model		Slow Model					Unit
			Extended	Industrial	-I1L	-I2S	-I3S	-E2S	-E3S	
Input Delay Chain Setting (IO_IN_DLY_CHN)	64	0	1.829	1.820	4.128	4.764	5.485	4.764	5.485	ns
Output Delay Chain Setting (IO_OUT_DLY_CHN)	16	0	0.433	0.430	0.990	1.145	1.326	1.145	1.326	ns



<sup>(97)</sup> You can set this value in the Quartus II software by selecting **Input Delay Chain Setting** or **Output Delay Chain Setting** in the **Assignment Name** column.


<sup>(98)</sup> Minimum offset does not include the intrinsic delay.

# Glossary

Table 65: Glossary

Term	Definition
Differential I/O Standards	<p><b>Receiver Input Waveforms</b></p> <p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{IH}</math>          Negative Channel (n) = <math>V_{IL}</math>          Ground</p> <p><b>Differential Waveform</b></p>  <p><math>p - n = 0V</math></p> <p><b>Transmitter Output Waveforms</b></p> <p><b>Single-Ended Waveform</b></p>  <p>Positive Channel (p) = <math>V_{OH}</math>          Negative Channel (n) = <math>V_{OL}</math>          Ground</p> <p><b>Differential Waveform</b></p>  <p><math>p - n = 0V</math></p>
$f_{HSCLK}$	Left/right PLL input clock frequency.
$f_{HSDR}$	High-speed I/O block—Maximum/minimum LVDS data transfer rate ( $f_{HSDR} = 1/T_{UI}$ ), non-DPA.

Term	Definition
$f_{\text{HSDRDPA}}$	High-speed I/O block—Maximum/minimum LVDS data transfer rate ( $f_{\text{HSDRDPA}} = 1/\text{TUI}$ ), DPA.
J	High-speed I/O block—Deserialization factor (width of parallel data bus).
JTAG Timing Specifications	<p>JTAG Timing Specifications:</p> 
Preliminary	<p>Some tables show the designation as “Preliminary”. Preliminary characteristics are created using simulation results, process data, and other known parameters.</p> <p>Final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no preliminary designations on finalized tables.</p>
$R_L$	Receiver differential input discrete resistor (external to the Arria 10 device).
Sampling window (SW)	<p>Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position in the sampling window, as shown:</p> 

Term	Definition
Single-ended voltage referenced I/O standard	<p>The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state.</p> <p>The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing.</p> <p>Single-Ended Voltage Referenced I/O Standard</p>  <p>The diagram shows a signal waveform oscillating between <math>V_{OH}</math> and <math>V_{OL}</math>. The AC thresholds are <math>V_{IH(AC)}</math> and <math>V_{IL(AC)}</math>, and the DC thresholds are <math>V_{IH(DC)}</math> and <math>V_{IL(DC)}</math>. The reference voltage is <math>V_{REF}</math>. The supply voltages are <math>V_{CCIO}</math> and <math>V_{SS}</math>.</p>
$t_C$	High-speed receiver/transmitter input and output clock period.
TCCS (channel-to-channel-skew)	The timing difference between the fastest and slowest output edges, including the $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the Timing Diagram figure under SW in this table).
$t_{DUTY}$	High-speed I/O block—Duty cycle on high-speed transmitter output clock.
$t_{FALL}$	Signal high-to-low transition time (80–20%)
$t_{INCCJ}$	Cycle-to-cycle jitter tolerance on the PLL clock input
$t_{OUTPJ\_IO}$	Period jitter on the GPIO driven by a PLL
$t_{OUTPJ\_DC}$	Period jitter on the dedicated clock output driven by a PLL
$t_{RISE}$	Signal low-to-high transition time (20–80%)
Timing Unit Interval (TUI)	The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_C/w$ ).

Term	Definition
$V_{CM(DC)}$	DC Common mode input voltage.
$V_{ICM}$	Input Common mode voltage—The common mode of the differential signal at the receiver.
$V_{ID}$	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
$V_{DIF(AC)}$	AC differential input voltage—Minimum AC input differential voltage required for switching.
$V_{DIF(DC)}$	DC differential input voltage— Minimum DC input differential voltage required for switching.
$V_{IH}$	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
$V_{IH(AC)}$	High-level AC input voltage
$V_{IH(DC)}$	High-level DC input voltage
$V_{IL}$	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
$V_{IL(AC)}$	Low-level AC input voltage
$V_{IL(DC)}$	Low-level DC input voltage
$V_{OCM}$	Output Common mode voltage—The common mode of the differential signal at the transmitter.
$V_{OD}$	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
$V_{SWING}$	Differential input voltage
$V_{IX}$	Input differential cross point voltage
$V_{OX}$	Output differential cross point voltage
W	High-speed I/O block—Clock Boost Factor

## Document Revision History

Date	Version	Changes
May 2015	2015.05.08	<p>Made the following changes:</p> <ul style="list-style-type: none"> <li>• Changed the specifications for the <math>V_{ICM}</math> (AC coupled) parameter in the "Reference Clock Specifications" table.</li> <li>• Changed the maximum frequency in the "CMU PLL Performance" table in the <i>Transceiver Performance for GT Devices</i> section.</li> <li>• Added a footnote to the transceiver speed grade 5 column in the "Transmitter and Receiver Data Rate Performance" table.</li> </ul>
May 2015	2015.05.04	<ul style="list-style-type: none"> <li>• Updated the Maximum Allowed Overshoot During Transitions for Arria 10 Devices table.</li> <li>• Added a note to <math>t_{ramp}</math> in the Recommended Operating Conditions for Arria 10 Devices table. Note: <math>t_{ramp}</math> is the ramp time of each individual power supply, not the ramp time of all combined power supplies.</li> <li>• Changed the minimum, typical, and maximum values for the transmitter and receiver power supply in the "Transceiver Power Supply Operating Conditions for Arria 10 GT Devices" table.</li> <li>• Added -1 speed grade in the condition column for <math>V_{CCL\_HPS}</math> at 0.95 V in HPS Power Supply Operating Conditions for Arria 10 SX Devices table.</li> <li>• Added -I1S, -I2S, and -E2S speed grades to the following tables: <ul style="list-style-type: none"> <li>• Clock Tree Performance for Arria 10 Devices</li> <li>• DSP Block Performance Specifications for Arria 10 Devices</li> <li>• Memory Block Performance Specifications for Arria 10 Devices</li> <li>• High-Speed I/O Specifications for Arria 10 Devices</li> <li>• Memory Output Clock Jitter Specifications for Arria 10 Devices</li> </ul> </li> <li>• Updated <math>f_{IN}</math> minimum value from 27 MHz to 50 MHz for all speed grades in the Fractional PLL Specifications for Arria 10 Devices table.</li> <li>• Changed the description for <math>f_{INPFD}</math> to "Input clock frequency to the PFD" in the I/O PLL Specifications for Arria 10 Devices table.</li> <li>• Updated DSP Block Performance Specifications for Arria 10 Devices table for <math>V_{CC}</math> and <math>V_{CCP}</math> at 0.9 V typical value. Added DSP specifications for <math>V_{CC}</math> and <math>V_{CCP}</math> at 0.95 V typical value.</li> </ul>



Date	Version	Changes
		<ul style="list-style-type: none"> <li>• Updated <math>I_{bias}</math> minimum value from 8 <math>\mu</math>A to 10 <math>\mu</math>A and maximum value from 200 <math>\mu</math>A to 100 <math>\mu</math>A in the External Temperature Sensing Diode Specifications for Arria 10 Devices table.</li> <li>• Added DPA (soft CDR mode) specifications in High-Speed I/O Specifications for Arria 10 Devices table.</li> <li>• Added description in POR Specifications section: Power-on reset (POR) delay is defined as the delay between the time when all the power supplies monitored by the POR circuitry reach the minimum recommended operating voltage to the time when the <math>nSTATUS</math> is released high and your device is ready to begin configuration.</li> <li>• Moved the following timing diagrams to the Configuration, Design Security, and Remote System Upgrades in Arria 10 Devices chapter. <ul style="list-style-type: none"> <li>• FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is 1</li> <li>• FPP Configuration Timing Waveform When the DCLK-to-DATA[] Ratio is &gt;1</li> <li>• AS Configuration Timing Waveform</li> <li>• PS Configuration Timing Waveform</li> </ul> </li> <li>• Removed the DCLK-to-DATA[] ratio when both encryption and compression are turned on. Added description to the table: You cannot turn on encryption and compression at the same time for Arria 10 devices.</li> <li>• Updated the AS Timing Parameters for AS <math>\times</math>1 and AS <math>\times</math>4 Configurations in Arria 10 Devices table as follows: <ul style="list-style-type: none"> <li>• Changed the symbol for data hold time from <math>t_H</math> to <math>t_{DH}</math>.</li> <li>• Updated the minimum value for <math>t_{SU}</math> from 0 ns to 1 ns.</li> <li>• Updated the minimum value for <math>t_{DH}</math> from 2.5 ns to 1.5 ns.</li> </ul> </li> <li>• Added a note to the DCLK Frequency Specification in the AS Configuration Scheme table. Note: You can only set 12.5, 25, 50, and 100 MHz in the Quartus II software.</li> <li>• Added a note to the Initialization Clock Source Option and the Maximum Frequency for Arria 10 Devices. Note: If you use the <math>CLKUSR</math> pin for AS and transceiver calibration simultaneously, the only allowed frequency is 100 MHz.</li> <li>• Changed Arria 10 GS to Arria 10 SX in Uncompressed .rbf Sizes and Minimum Configuration Time Estimation tables.</li> <li>• Added IO_IN_DLY_CHN and IO_OUT_DLY_CHN in the IOE Programmable Delay table.</li> </ul>

Date	Version	Changes
		<ul style="list-style-type: none"> <li>• Changed the Min/Typ/Max description for the <math>V_{ICM}</math> (AC coupled) parameter in the "Reference Clock Specifications" table.</li> <li>• Changed the Min/Typ/Max values in the "Transceiver Power Supply Operating Conditions for Arria 10 GX/SX Devices" table.</li> <li>• Changed the Min/Typ/Max values in the "Transceiver Power Supply Operating Conditions for Arria 10 GT Devices" table.</li> <li>• Added a footnote to the maximum data rate for GT channels in the "Transceiver Performance for GT Devices" section.</li> <li>• Made the following changes to the "Transceiver Performance for Arria 10 GX/SX Devices" section. <ul style="list-style-type: none"> <li>• Changed the maximum data rate condition for chip-to-chip and backplane in the "Transmitter and Receiver Data Rate Performance" table.</li> <li>• Added TX minimum data rate to the "Transmitter and Receiver Data Rate Performance" table.</li> <li>• Changed the minimum frequency in the "ATX PLL Performance" table.</li> <li>• Changed the minimum frequency in the "Fractional PLL Performance" table.</li> <li>• Changed the minimum and maximum frequency in the "CMU PLL Performance" table.</li> </ul> </li> <li>• Made the following changes to the "Transceiver Performance for Arria 10 GT Devices" section. <ul style="list-style-type: none"> <li>• Added TX minimum data rate to the "Transmitter and Receiver Data Rate Performance" table.</li> <li>• Changed the maximum data rate condition for chip-to-chip and backplane in the "Transmitter and Receiver Data Rate Performance" table.</li> <li>• Changed the minimum frequency in the "ATX PLL Performance" table.</li> <li>• Changed the minimum frequency in the "Fractional PLL Performance" table.</li> <li>• Changed the minimum frequency in the "CMU PLL Performance" table.</li> </ul> </li> <li>• Added voltage condition to the maximum peak-to-peak diff p-p after configuration and to the <math>V_{ICM}</math> specifications in the "Receiver Specifications" table.</li> <li>• Changed the voltage conditions for <math>V_{OCM}</math> in the "Transmitter Specifications" table.</li> <li>• Changed the <math>V_{OD}/V_{CCT}</math> Ratios in the "Typical Transmitter <math>V_{OD}</math> Settings" table.</li> <li>• Added the "Transceiver Clock Network Maximum Data Rate Specifications" table.</li> </ul>

Date	Version	Changes
January 2015	2015.01.23	<ul style="list-style-type: none"><li>• Added a note in the "Transceiver Power Supply Operating Conditions" section.</li><li>• Made the following changes to the "Reference Clock Specifications" table:<ul style="list-style-type: none"><li>• Added the input reference clock frequency parameters for the CMU PLL, ATX PLL, and fPLL PLL.</li><li>• Changed the maximum specification for rise time and fall time.</li><li>• Added the <math>V_{ICM}</math> (AC and DC coupled) parameters.</li><li>• Changed the maximum value for Transmitter REFCLK Phase Noise (622 MHz) when <math>\geq 1</math> MHz.</li></ul></li><li>• Changed the Min, Typ, and Max values for the <code>reconfig_clk</code> signal in the "Transceiver Clocks Specifications" table.</li><li>• Made the following changes to the "Receiver Specifications" table:<ul style="list-style-type: none"><li>• Added the maximum peak-to-peak differential input voltage after device configuration specifications.</li><li>• Changed the minimum specification for the minimum differential eye opening at receiver serial input pins parameter.</li><li>• Removed the 120-ohm and 150-ohm conditions for the differential on-chip termination resistors parameter.</li><li>• Added the <math>V_{ICM}</math> (AC and DC coupled) parameter.</li><li>• Added the Programmable DC Gain parameter.</li></ul></li><li>• Made the following changes to the "Transmitter Specifications" table:<ul style="list-style-type: none"><li>• Added the <math>V_{OCM}</math> (AC coupled) parameter.</li><li>• Added the <math>V_{OCM}</math> (DC coupled) parameter.</li><li>• Changed the rise and fall time minimum and maximum specifications.</li></ul></li><li>• Added the "Typical Transmitter <math>V_{OD}</math> Settings" table.</li><li>• Added a note to <math>V_{CC}</math>, <math>V_{CCP}</math>, and <math>V_{CCERAM}</math> typical values in Recommended Operating Conditions table. Note: You can operate -1 and -2 speed grade devices at 0.9 V or 0.95 V typical value. You can operate -3 speed grade device at only 0.9 V typical value. Core performance shown in this datasheet is applicable for the operation at 0.9 V. Operating at 0.95 V results in higher core performance and higher power consumption. For more information about the performance and power consumption of 0.95 V operation, refer to the Quartus II software timing reports and Early Power Estimator (EPE).</li><li>• Removed military grade operating junction temperature specifications (<math>T_j</math>) in Recommended Operating Conditions table.</li></ul>

Date	Version	Changes
		<ul style="list-style-type: none"> <li>• Updated the <math>V_{CCIO}</math> range for HSTL-18 I/O standard in Differential HSTL and HSUL I/O Standards for Arria 10 Devices table as follows: <ul style="list-style-type: none"> <li>• Min: Updated from 1.425 V to 1.71 V</li> <li>• Typ: Updated from 1.5 V to 1.8 V</li> <li>• Max: Updated from 1.575 V to 1.89 V</li> </ul> </li> <li>• Added a statement to Differential I/O Standards Specifications for Arria 10 Devices table: Differential inputs are powered by <math>V_{CCPT}</math> which requires 1.8 V.</li> <li>• Added statement in I/O Standard Specifications: You must perform timing closure analysis to determine the maximum achievable frequency for general purpose I/O standards.</li> <li>• Updated fractional PLL specifications. <ul style="list-style-type: none"> <li>• Updated <math>f_{OUT\_C}</math> to <math>f_{OUT}</math> and updated the maximum value to 644 MHz for all speed grades.</li> <li>• Updated <math>f_{VCO}</math> minimum value from 2.4 GHz to 3.125 GHz.</li> <li>• Removed <math>f_{OUT\_L}</math>, <math>k_{VALUE}</math>, and <math>f_{RES}</math> parameters.</li> </ul> </li> <li>• Updated I/O PLL specifications. <ul style="list-style-type: none"> <li>• Updated <math>f_{OUT\_C}</math> to <math>f_{OUT}</math> and updated the maximum value to 644 MHz for all speed grades.</li> <li>• Updated <math>f_{OUT\_EXT}</math> maximum value to 800 MHz (-1 speed grade), 720 MHz (-2 speed grade), and 650 MHz (-3 speed grade).</li> <li>• Removed <math>f_{RES}</math> parameter.</li> </ul> </li> <li>• Updated the description in Periphery Performance Specifications to mention that proper timing closure is required in design.</li> <li>• Updated AS Timing Parameters for AS x1 and AS x4 Configurations in Arria 10 Devices. <ul style="list-style-type: none"> <li>• Updated <math>t_{SU}</math> minimum value from 1.5 ns to 0 ns.</li> <li>• Updated <math>t_H</math> minimum value from 0 ns to 2.5 ns.</li> </ul> </li> <li>• Updated <math>CLKUSR</math> initialization clock source maximum frequency from 125 MHz to 100 MHz for passive configuration schemes (PS and FPP).</li> </ul>

Date	Version	Changes
		<ul style="list-style-type: none"> <li>• Added uncompressed <b>.rbf</b> sizes and minimum configuration time estimation for Arria 10 GX and GS devices.</li> <li>• Updated uncompressed <b>.rbf</b> sizes for Arria 10 GX 900 and 1150 devices, and Arria 10 GT 900 and 1150 devices. <ul style="list-style-type: none"> <li>• Updated configuration <b>.rbf</b> size from 335,106,890 bits to 351,292,512 bits.</li> <li>• Updated IOCSR <b>.rbf</b> size from 6,702,138 bits to 1,885,396 bits.</li> </ul> </li> <li>• Updated minimum configuration time estimation for Arria 10 GX 900 and 1150 devices, and Arria 10 GT 900 and 1150 devices for the following configuration modes: <ul style="list-style-type: none"> <li>• Active serial: Updated from 837.77 ms to 883.20 ms.</li> <li>• Fast Passive Parallel: Updated from 104.72 ms to 110.40 ms.</li> </ul> </li> </ul>
August 2014	2014.08.18	<ul style="list-style-type: none"> <li>• Changed the 3 V I/O conditions in Table 2.</li> <li>• Table 3: <ul style="list-style-type: none"> <li>• Added a note to the Minimum and Maximum operating conditions.</li> <li>• Changed <math>V_{CCERAM}</math> values.</li> <li>• Changed the Maximum recommended operating conditions for 3 V I/O <math>V_I</math>.</li> </ul> </li> <li>• Added a note to the I/O pin pull-up tolerance in Table 12.</li> <li>• Changed the <math>V_{IH}</math> values for LVTTL, LVCMOS and 2.5 I/O standards in Table 13.</li> <li>• Table 14, Table 15, and Table 16: <ul style="list-style-type: none"> <li>• Added SSTL-12 I/O standard.</li> <li>• Removed Class I, II for SSTL-135 and SSTL-125 I/O standards.</li> </ul> </li> <li>• Table 19: <ul style="list-style-type: none"> <li>• Changed the minimum data rate specification for transmitter and receiver data rates.</li> <li>• Changed the minimum frequency specification for the fractional PLL.</li> <li>• Changed the minimum frequency specification for the CMU PLL.</li> </ul> </li> <li>• Changed the Core Speed Grade with Power Options section in Table 20.</li> </ul>

Date	Version	Changes
		<ul style="list-style-type: none"> <li>• Table 21:               <ul style="list-style-type: none"> <li>• Changed the minimum data rate specification for transmitter and receiver data rates.</li> <li>• Changed the minimum frequency specification for the Fractional PLL.</li> <li>• Changed the minimum frequency specification for the CMU PLL.</li> <li>• Changed the minimum frequency of the ATX PLL.</li> </ul> </li> <li>• Table 23:               <ul style="list-style-type: none"> <li>• Added a note to the High Speed Differential I/O standard.</li> <li>• Changed the specifications for CLKUSR pin.</li> </ul> </li> <li>• Added columns in Table 29.</li> <li>• Changed the maximum <math>f_{\text{HSCLK\_in}}</math> and <math>t_{\text{xjitter}}</math> in Table 32.</li> <li>• Changed the minimum formula for <math>t_{\text{CD2UMC}}</math> in Table 42, Table 43, Table 44, and Table 46.</li> <li>• Changed the CLKUSR maximum frequency and minimum number of cycles in Table 47.</li> <li>• Table 48:               <ul style="list-style-type: none"> <li>• Changed the IOCSR .rbf size.</li> <li>• Added Recommended EPCQ-L Serial Configuration Device.</li> </ul> </li> <li>• Changed the DCLK frequency and minimum configuration time for FPP in Table 49.</li> <li>• Added the following tables:               <ul style="list-style-type: none"> <li>• External Temperature Sensing Diode Specifications for Arria 10 Devices</li> <li>• IOE Programmable Delay for Arria 10 Devices</li> </ul> </li> <li>• Removed the following figures:               <ul style="list-style-type: none"> <li>• CTLE Response in High Gain Mode for Arria 10 Devices with Data Rates <math>\geq 8</math> Gbps</li> <li>• Removed the CTLE Response in High Gain Mode for Arria 10 Devices with Data Rates <math>&lt; 8</math> Gbps</li> </ul> </li> </ul>
March 2014	2014.03.14	Updated Table 3, Table 5, Table 21, Table 23, Table 24, Table 32, and Table 41.
December 2013	2013.12.06	Updated Figure 1 and Figure 2.
December 2013	2013.12.02	Initial release.