# **Section 1. Device Core**



This section provides a complete overview of all features relating to the Cyclone<sup>®</sup> IV device family, which is the most architecturally advanced, high-performance, low-power FPGA in the market place. This section includes the following chapters:

- Chapter 1, Cyclone IV FPGA Device Family Overview
- Chapter 2, Logic Elements and Logic Array Blocks in Cyclone IV Devices
- Chapter 3, Memory Blocks in Cyclone IV Devices
- Chapter 4, Embedded Multipliers in Cyclone IV Devices
- Chapter 5, Clock Networks and PLLs in Cyclone IV Devices

## **Revision History**

Refer to each chapter for its own specific revision history. For information about when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the complete handbook.



# 1. Cyclone IV FPGA Device Family Overview

Altera's new Cyclone<sup>®</sup> IV FPGA device family extends the Cyclone FPGA series leadership in providing the market's lowest-cost, lowest-power FPGAs, now with a transceiver variant. Cyclone IV devices are targeted to high-volume, cost-sensitive applications, enabling system designers to meet increasing bandwidth requirements while lowering costs.

Built on an optimized low-power process, the Cyclone IV device family offers the following two variants:

- Cyclone IV E—lowest power, high functionality with the lowest cost
- Cyclone IV GX—lowest power and lowest cost FPGAs with 3.125 Gbps transceivers

Providing power and cost savings without sacrificing performance, along with a low-cost integrated transceiver option, Cyclone IV devices are ideal for low-cost, small-form-factor applications in the wireless, wireline, broadcast, industrial, consumer, and communications industries.

# **Cyclone IV Device Family Features**

The Cyclone IV device family offers the following features:

- Low cost, low power FPGA fabric:
  - 6K to 155K logic elements
  - Up to 6 Mb of embedded memory
  - Up to 360 18 × 18 multipliers for DSP processing intensive applications
  - Protocol bridging applications for under 1.5 W total power

- Cyclone IV GX devices offer up to eight high-speed transceivers that provide:
  - Data rates up to 3.125 Gbps
  - 8B10B encoder/decoder
  - 8-bit or 10-bit PMA to PCS interface
  - Byte serializer/deserializer
  - Word aligner
  - Rate matching FIFO
  - TX bit slipper for CPRI
  - Electrical idle
  - Dynamic channel reconfiguration allowing you to change data rates and protocols on-the-fly
  - Static equalization and pre-emphasis for superior signal integrity
  - 150 mW per channel power consumption
  - Flexible clocking structure to support multiple protocols in a single transceiver block
- Cyclone IV GX devices offer dedicated Hard IP for PCI Express Gen 1:
  - ×1, ×2, and ×4 lane configurations
  - End point and root port configurations
  - Up to 256-byte payload
  - One virtual channel
  - 2 KB retry buffer
  - 4 KB RX buffer
- Cyclone IV GX devices offer a wide range of protocol support:
  - PCI Express Gen 1 ×1, ×2, and ×4 (2.5 Gbps)
  - Gigabit Ethernet (1.25 Gbps)
  - Common Public Radio Interface (CPRI) (up to 3.072 Gbps)
  - XAUI (3.125 Gbps)
  - Triple rate Serial Digital Interface (SDI) (up to 2.97 Gbps)
  - Serial RapidIO (3.125 Gbps)
  - Basic mode (up to 3.125 Gbps)
  - V-by-One (up to 3.0 Gbps)
  - DisplayPort (2.7 Gbps)
  - SATA (up to 3.0 Gbps)

- Up to 535 user I/Os
  - LVDS interfaces up to 840 Mbps TX, 875 Mbps RX
  - Support for DDR2 SDRAM interfaces up to 200 MHz
  - Support for QDRII SRAM and DDR SDRAM up to 167 MHz
- Up to eight PLLs per device
- Offered in commercial and industrial temperature grades

# **Device Resources**

Table 1–1 shows Cyclone IV E device resources.

Table 1–1. Cyclone IV E Device Resources

Resources	EP4CE6	EP4CE10	EP4CE15	EP4CE30	EP4CE40	EP4CE55	EP4CE75	EP4CE115
Logic elements (LEs)	6,272	10,320	15,408	28,848	39,600	55,856	75,408	114,480
Embedded memory (Kbits)	270	414	504	594	1,134	2,340	2,745	3,888
Embedded 18 × 18 multipliers	15	23	56	66	116	154	200	266
General-purpose PLLs	2	2	4	4	4	4	4	4
Maximum user I/O	182	182	346	535	535	377	429	531

Table 1–2 shows Cyclone IV GX device resources.

Table 1-2.	Cyclone	IV GX	Device	Resources
------------	---------	-------	--------	-----------

Resources	EP4CGX15	EP4CGX22	EP4CGX30	EP4CGX50	EP4CGX75	EP4CGX110	EP4CGX150
Logic elements (LEs)	14,400	21,280	29,440	49,888	73,920	109,424	149,760
Embedded memory (Kbits)	540	756	1,080	2,502	4,158	5,490	6,480
Embedded 18 × 18 multipliers	0	40	80	140	198	280	360
General-purpose PLLs (GPLLs)	1	2	2	4 (2)	4 (2)	4 (2)	4 (2)
Multi-purpose PLLs (MPLLs)	2 (1)	2 (1)	2 (1)	4 (1)	4 (1)	4 (1)	4 (1)
Global clock networks	20	20	20	30	30	30	30
High-speed transceivers (5)	2	4	4	8	8	8	8
Transceiver maximum data rate (Gbps)	2.5	2.5	2.5	3.125	3.125	3.125	3.125
PCI Express Hard IP blocks	1	1	1	1	1	1	1
User I/O banks	9 <i>(3)</i>	9 <i>(3)</i>	9 <i>(3)</i>	11 <i>(4)</i>	11 <i>(4)</i>	11 <i>(4)</i>	11 (4)
Maximum user I/O	72	150	150	310	310	475	475

Notes to Table 1-2:

(1) The MPLLs can be used for general purpose clocking when not used to clock the transceivers. For more information, refer to the *Clock Networks* and *PLLs in Cyclone IV Devices* chapter.

(2) Two of the GPLLs are able to support the transceiver clocking. For more information, refer to the *Clock Networks and PLLs in Cyclone IV Devices* chapter.

(3) Including one Configuration I/O bank and two dedicated Clock input I/O banks for HSSI reference Clock input.

(4) Including one Configuration I/O bank and four dedicated Clock input I/O banks for HSSI reference Clock input.

(5) If PCIe X1 is implemented, the remaining transceivers in a quad can be used for other protocols at the same or different data rates.

# Package Matrix

Table 1–3 shows Cyclone IV E device package offerings.

<b>Idule 1-3.</b> Cyclulle IV E Device Fackage Unerlings	3. Cyclone IV E Device Package Offerings	Table 1–3.
--	--	------------

Package	E144		F2	56	F4	84	F780				
Size (mm)	22 :	× 22	17 >	« 17	23 :	× 23	29 :	29 × 29			
Pitch (mm)	0	.5	1.	.0	1.	.0	1.0				
Device	User I/O	LVDS	User I/O	LVDS	User I/O	LVDS	User I/O	LVDS			
EP4CE6	94	22	<b>♦</b> 182	68	—	—	—	—			
EP4CE10	94	22	182	68	—	_	—				
EP4CE15	·	_	168	55	▲ 346	140	—				
EP4CE30		_	_	_	331	127	◆ 535	227			
EP4CE40		—	—	—	331	127	535	227			
EP4CE55	—	—	-	—	<b>3</b> 27	135	377	163			
EP4CE75	_	—	_	—	295	113	429	181			
EP4CE115	_	_	_	_	283	106	531	233			

 Table 1–4.
 Cyclone IV GX Device Package Offerings

Package		N148			F169			F324			F484			F672			F896	
Size (mm)	1	1 × 11		•	14 × 14	4 19 × 19			23 × 23 27 × 27				31 × 31					
Pitch (mm)		0.5			1.0			1.0			1.0			1.0			1.0	
Device	User I/O	LVDS	XCVRs	User I/O	LVDS	XCVRs	User I/O	LVDS	XCVRs	User I/O	LVDS	XCVRs	User I/O	LVDS	XCVRs	User I/O	LVDS	XCVRs
EP4CGX15	72	25	2	72	25	2	_	—	_	—	—	—	—	—	_	—	—	—
EP4CGX22	_	_	—	72	25	2	150	64	4	_	—	—	_	—	_	_	—	—
EP4CGX30	_	_	—	72	25	2	150	64	4	_	—	—	_	_	_	_	—	_
EP4CGX50	_	_	—	_	—	—	_	—	_	290	109	4	310	140	8	_	—	_
EP4CGX75		_		_	—	—	_	—	—	290	109	4	310	140	8	_	—	_
EP4CGX110			_	_	—	_		—	_	270	93	4	393	152	8	475	216	8
EP4CGX150		_	—	_	—	—		-	_	270	93	4	393	152	8	475	216	8

Chapter 1: Cyclone IV FPGA Device Family Overview Package Matrix

# **Cyclone IV Device Family Architecture**

This section discusses Cyclone IV device architecture and contains the following topics:

- "FPGA Core Fabric"
- "I/O Features"
- "Clock Management"
- "External Memory Interfaces"
- "Configuration"
- "High-Speed Transceivers (Cyclone IV GX Devices Only)"
- "Hard IP for PCI Express (Cyclone IV GX Devices Only)"

#### **FPGA Core Fabric**

Cyclone IV devices leverage the same core fabric as the very successful Cyclone series devices. The fabric consists of LEs, made of 4-input look up tables (LUTs), memory blocks, and multipliers.

Each Cyclone IV device M9K memory block provides 9 Kbits of embedded SRAM memory. The M9K blocks can be configured as single port, simple dual port, or true dual port RAM, as well as FIFO buffers or ROM. They can also be configured to implement any of the data widths in Table 1–5.

Table 1–5. Cyclone IV Device M9K Block Data Widths

Mode	Data Width Configurations
Single port or simple dual port	×1, ×2, ×4, ×8/9, ×16/18, and ×32/36
True dual port	×1, ×2, ×4, ×8/9, and ×16/18

The multiplier architecture in Cyclone IV devices is the same as in existing Cyclone series devices. The embedded multiplier blocks can implement an 18 × 18 or two 9 × 9 multipliers in a single block. Altera offers a complete suite of DSP IP including FIR, FFT, and NCO functions for use with the multiplier blocks. The Quartus® II design software's DSP Builder tool integrates MathWorks Simulink and MATLAB design environments for a streamlined DSP design flow.

### I/O Features

Cyclone IV device I/O supports programmable bus hold, programmable pull-up resistors, programmable delay, programmable drive strength, programmable slew-rate control to optimize signal integrity, and hot socketing. Cyclone IV devices support calibrated on-chip series termination (RS OCT) or driver impedance matching (Rs) for single-ended I/O standards. In Cyclone IV GX devices, the high-speed transceiver I/Os are located on the left side of the device. The top, bottom, and right sides can implement general-purpose user I/Os.

Table 1–6 lists the I/O standards that Cyclone IV devices support.

,	· · · · · · · · · · · · · · · · · · ·
Туре	I/O Standard
Single-Ended I/O	LVTTL, LVCMOS, SSTL, HSTL, PCI, and PCI-X
Differential I/O	SSTL, HSTL, LVPECL, BLVDS, LVDS, mini-LVDS, RSDS, and PPDS

Table 1–6. Cyclone IV Device I/O Standards Support

The LVDS SERDES is implemented in the core of the device using logic elements.

#### **Clock Management**

Cyclone IV devices include up to 30 global clock networks and up to eight PLLs with five outputs per PLL to provide robust clock management and synthesis. Cyclone IV device PLLs can be dynamically reconfigured in user mode to change the clock frequency or phase.

Cyclone IV GX devices support two types of PLLs: Multi-purpose PLLs (MPLLs) and General-purpose PLLs (GPLLs):

- MPLLs are used for clocking the transceiver blocks. They can also be used for general-purpose clocking when not used for transceiver clocking.
- GPLLs can be used for general-purpose applications in the fabric and periphery, such as external memory interfaces. Some of the GPLLs can support the transceiver clocking. For more information, refer to the *Clock Networks and PLLs in Cyclone IV Devices* chapter.

#### **External Memory Interfaces**

Cyclone IV devices support SDR, DDR, DDR2 SDRAM, and QDRII SRAM interfaces on the top, bottom, and right sides of the device. Cyclone IV E devices also support these interfaces on the left side of the device. Interfaces may span two or more sides of the device to allow more flexible board design. The Altera® DDR SDRAM memory interface solution consists of a PHY interface and a memory controller. The PHY IP is provided by Altera and can be used in conjunction with your own custom memory controller or an Altera-provided memory controller. Cyclone IV devices support use of ECC bits on DDR and DDR2 SDRAM interfaces.

#### Configuration

Cyclone IV devices use SRAM cells to store configuration data. Configuration data is downloaded to the Cyclone IV device each time the device powers up. Low-cost configuration options include the Altera EPCS family serial flash devices and commodity parallel flash configuration options. These options provide the flexibility for general-purpose applications and the ability to meet specific configuration and wake-up time requirements of the applications. Table 1–7 shows which configuration schemes are supported by Cyclone IV devices.

Devices	Supported Configuration Scheme
Cyclone IV GX	AS, PS, JTAG, PP (1)
Cyclone IV E	AS, AP, PS, FPP, JTAG

Table 1–7. Cyclone IV Device Configuration Schemes

Note to Table 1–7:

(1) The PP configuration scheme is only supported by EP4CGX50/75/110/150 devices

IEEE 1149.6 (AC JTAG) is supported on all transceiver I/O pins. All other pins support IEEE 1149.1 (JTAG) for boundary scan testing.

For Cyclone IV GX devices to meet the PCIe 100 ms wake-up time requirement, you must use the PS configuration mode for EP4CGX15/22/30 devices and the PP configuration mode for EP4CGX50/75/110/150 devices.

## High-Speed Transceivers (Cyclone IV GX Devices Only)

Cyclone IV GX devices contain up to eight full duplex high-speed transceivers that can operate independently. These blocks support multiple industry-standard communication protocols, as well as Basic mode, which can be used to implement your own proprietary protocols. Each transceiver channel has its own pre-emphasis and equalization circuitry, which can be set at compile time to optimize signal integrity and reduce bit error rates. Transceiver blocks also support dynamic reconfiguration, allowing you to change data rates and protocols on-the-fly.

The block diagram in Figure 1–1 shows the structure of the Cyclone IV GX transceiver.




Figure 1–1. Cyclone IV GX Transceiver Channel


## Hard IP for PCI Express (Cyclone IV GX Devices Only)

Cyclone IV GX devices incorporate a single hard IP block for ×1, ×2, or ×4 PCI Express (PIPE) in each device. This hard IP block is a complete PCI Express (PIPE) protocol solution that implements PHY-MAC layer, Data Link Layer, and Transaction Layer functionality. The hard IP for the PCI Express block supports root port and end point configurations. This pre-verified hard IP block reduces risk, design time, timing closure, and verification. You can configure the block with the Quartus II software's PCI Express Compiler, which guides you through the process step by step.

# **Reference and Ordering Information**

Figure 1–2 describes the ordering codes for Cyclone IV GX devices.

Figure 1–2. Cyclone IV GX Device Packaging Ordering Information



# **Chapter Revision History**

Table 1–8 shows the revision history for this chapter.

Table 1-8.	Chapter Revision History
------------	--------------------------

Date	Version	Changes Made
November 2009	1.0	Initial release.



# 2. Logic Elements and Logic Array Blocks in Cyclone IV Devices

CYIV-51002-1.0

This chapter contains feature definitions for logic elements (LEs) and logic array blocks (LABs). Details are provided on how LEs work, how LABs contain groups of LEs, and how LABs interface with the other blocks in Cyclone® IV devices.

# **Logic Elements**

Logic elements (LEs) are the smallest units of logic in the Cyclone IV device architecture. LEs are compact and provide advanced features with efficient logic usage. Each LE has the following features:

- A four-input look-up table (LUT), which can implement any function of four variables
- A programmable register
- A carry chain connection
- A register chain connection
- The ability to drive the following interconnects:
  - Local
  - Row
  - Column
  - Register chain
  - Direct link
- Register packing support
- Register feedback support




Figure 2-1 shows the LEs for Cyclone IV devices.



## **LE Features**

You can configure the programmable register of each LE for D, T, JK, or SR flipflop operation. Each register has data, clock, clock enable, and clear inputs. Signals that use the global clock network, general-purpose I/O pins, or any internal logic can drive the clock and clear control signals of the register. Either general-purpose I/O pins or the internal logic can drive the clock enable. For combinational functions, the LUT output bypasses the register and drives directly to the LE outputs.

Each LE has three outputs that drive the local, row, and column routing resources. The LUT or register output independently drives these three outputs. Two LE outputs drive the column or row and direct link routing connections, while one LE drives the local interconnect resources. This allows the LUT to drive one output while the register drives another output. This feature, called register packing, improves device utilization because the device can use the register and the LUT for unrelated functions. The LAB-wide synchronous load control signal is not available when using register packing. For more information about the synchronous load control signal, refer to "LAB Control Signals" on page 2–6.

The register feedback mode allows the register output to feed back into the LUT of the same LE to ensure that the register is packed with its own fan-out LUT, providing another mechanism for improved fitting. The LE can also drive out registered and unregistered versions of the LUT output.

In addition to the three general routing outputs, LEs in an LAB have register chain outputs, which allows registers in the same LAB to cascade together. The register chain output allows the LUTs to be used for combinational functions and the registers to be used for an unrelated shift register implementation. These resources speed up connections between LABs while saving local interconnect resources.

# **LE Operating Modes**

Cyclone IV LEs operate in the following modes:


- Normal mode
- Arithmetic mode


The Quartus® II software automatically chooses the appropriate mode for common functions, such as counters, adders, subtractors, and arithmetic functions, in conjunction with parameterized functions such as the library of parameterized modules (LPM) functions. You can also create special-purpose functions that specify which LE operating mode to use for optimal performance, if required.

### **Normal Mode**

Normal mode is suitable for general logic applications and combinational functions. In normal mode, four data inputs from the LAB local interconnect are inputs to a four-input LUT (Figure 2–2). The Quartus II Compiler automatically selects the carry-in (cin) or the data3 signal as one of the inputs to the LUT. LEs in normal mode support packed registers and register feedback.

Figure 2–2 shows LEs in normal mode.







### **Arithmetic Mode**

Arithmetic mode is ideal for implementing adders, counters, accumulators, and comparators. An LE in arithmetic mode implements a 2-bit full adder and basic carry chain (Figure 2–3). LEs in arithmetic mode can drive out registered and unregistered versions of the LUT output. Register feedback and register packing are supported when LEs are used in arithmetic mode.

Figure 2–3 shows LEs in arithmetic mode.





The Quartus II Compiler automatically creates carry chain logic during design processing. You can also manually create the carry chain logic during design entry. Parameterized functions, such as LPM functions, automatically take advantage of carry chains for the appropriate functions.

The Quartus II Compiler creates carry chains longer than 16 LEs by automatically linking LABs in the same column. For enhanced fitting, a long carry chain runs vertically, which allows fast horizontal connections to M9K memory blocks or embedded multipliers through direct link interconnects. For example, if a design has a long carry chain in an LAB column next to a column of M9K memory blocks, any LE output can feed an adjacent M9K memory block through the direct link interconnect. If the carry chains run horizontally, any LAB which is not next to the column of M9K memory blocks uses other row or column interconnects to drive a M9K memory block. A carry chain continues as far as a full column.

## **Logic Array Blocks**

Logic array blocks (LABs) contain groups of LEs.

### Topology

Each LAB consists of the following features:


16 LEs

- LAB control signals
- LE carry chains
- Register chains
- Local interconnect

The local interconnect transfers signals between LEs in the same LAB. Register chain connections transfer the output of one LE register to the adjacent LE register in an LAB. The Quartus II Compiler places associated logic in an LAB or adjacent LABs, allowing the use of local and register chain connections for performance and area efficiency.

Figure 2–4 shows the LAB structure for Cyclone IV devices.

Figure 2–4. Cyclone IV Device LAB Structure




### **LAB Interconnects**

The LAB local interconnect is driven by column and row interconnects and LE outputs in the same LAB. Neighboring LABs, phase-locked loops (PLLs), M9K RAM blocks, and embedded multipliers from the left and right can also drive the local interconnect of a LAB through the direct link connection. The direct link connection feature minimizes the use of row and column interconnects, providing higher performance and flexibility. Each LE can drive up to 48 LEs through fast local and direct link interconnects.

Figure 2–5 shows the direct link connection.

Figure 2–5. Cyclone IV Device Direct Link Connection



## **LAB Control Signals**

Each LAB contains dedicated logic for driving control signals to its LEs. The control signals include:

- Two clocks
- Two clock enables
- Two asynchronous clears
- One synchronous clear
- One synchronous load

You can use up to eight control signals at a time. Register packing and synchronous load cannot be used simultaneously.

Each LAB can have up to four non-global control signals. You can use additional LAB control signals as long as they are global signals.


Synchronous clear and load signals are useful for implementing counters and other functions. The synchronous clear and synchronous load signals are LAB-wide signals that affect all registers in the LAB.

Each LAB can use two clocks and two clock enable signals. The clock and clock enable signals of each LAB are linked. For example, any LE in a particular LAB using the labclk1 signal also uses the labclkena1. If the LAB uses both the rising and falling edges of a clock, it also uses both LAB-wide clock signals. Deasserting the clock enable signal turns off the LAB-wide clock.

The LAB row clocks [5..0] and LAB local interconnect generate the LAB-wide control signals. The MultiTrack interconnect inherent low skew allows clock and control signal distribution in addition to data distribution.

Figure 2–6 shows the LAB control signal generation circuit.

Figure 2–6. Cyclone IV Device LAB-Wide Control Signals



LAB-wide signals control the logic for the clear signal of the register. The LE directly supports an asynchronous clear function. Each LAB supports up to two asynchronous clear signals (labclr1 and labclr2).

A LAB-wide asynchronous load signal to control the logic for the preset signal of the register is not available. The register preset is achieved with a NOT gate push-back technique. Cyclone IV devices only support either a preset or asynchronous clear signal.

In addition to the clear port, Cyclone IV devices provide a chip-wide reset pin (DEV\_CLRn) that resets all registers in the device. An option set before compilation in the Quartus II software controls this pin. This chip-wide reset overrides all other control signals.

# **Chapter Revision History**

Table 2–1 shows the revision history for this chapter.

Table 2–1.	Chapter Revision History	1
------------	--------------------------	---

Date	Version	Changes Made			
November 2009	1.0	Initial release.			

# 3. Memory Blocks in Cyclone IV Devices



Cyclone<sup>®</sup> IV devices feature embedded memory structures to address the on-chip memory needs of Altera<sup>®</sup> Cyclone IV device designs. The embedded memory structure consists of columns of M9K memory blocks that you can configure to provide various memory functions, such as RAM, shift registers, ROM, and FIFO buffers.

This chapter contains the following sections:

- "Memory Modes" on page 3–7
- "Clocking Modes" on page 3–14
- "Design Considerations" on page 3–15

## **Overview**

M9K blocks support the following features:

- 8,192 memory bits per block (9,216 bits per block including parity)
- Independent read-enable (rden) and write-enable (wren) signals for each port
- Packed mode in which the M9K memory block is split into two 4.5 K single-port RAMs
- Variable port configurations
- Single-port and simple dual-port modes support for all port widths
- True dual-port (one read and one write, two reads, or two writes) operation
- Byte enables for data input masking during writes
- Two clock-enable control signals for each port (port A and port B)
- Initialization file to pre-load memory content in RAM and ROM modes

Table 3–1 lists the features supported by the M9K memory.

 Table 3–1.
 Summary of M9K Memory Features

Feature	M9K Blocks				
	8192 × 1				
	4096 × 2				
	2048 × 4				
	1024 × 8				
Configurations (depth × width)	1024 × 9				
	512 × 16				
	512 × 18				
	256 × 32				
	256 × 36				
Parity bits	$\checkmark$				
Byte enable	$\checkmark$				
Packed mode	$\checkmark$				
Address clock enable	$\checkmark$				
Single-port mode	✓				
Simple dual-port mode	$\checkmark$				
True dual-port mode	$\checkmark$				
Embedded shift register mode (1)	$\checkmark$				
ROM mode	$\checkmark$				
FIFO buffer (1)	$\checkmark$				
Simple dual-port mixed width support	$\checkmark$				
True dual-port mixed width support (2)	$\checkmark$				
Memory initialization file (.mif)	$\checkmark$				
Mixed-clock mode	$\checkmark$				
Power-up condition	Outputs cleared				
Register asynchronous clears	Read address registers and output registers only				
Latch asynchronous clears	Output latches only				
Write or read operation triggering	Write and read: Rising clock edges				
Same-port read-during-write	Outputs set to Old Data or New Data				
Mixed-port read-during-write	Outputs set to Old Data or Don't Care				

#### Notes to Table 3-1:

- (1) FIFO buffers and embedded shift registers that require external logic elements (LEs) for implementing control logic.
- (2) Width modes of  $\times$ 32 and  $\times$ 36 are not available.
- For information about the number of M9K memory blocks for Cyclone IV devices, refer to the Cyclone IV Device Family Overview chapter in volume 1 of the Cyclone IV Device Handbook.

### **Control Signals**

The clock-enable control signal controls the clock entering the input and output registers and the entire M9K memory block. This signal disables the clock so that the M9K memory block does not see any clock edges and does not perform any operations.

The rden and wren control signals control the read and write operations for each port of M9K memory blocks. You can disable the rden or wren signals independently to save power whenever the operation is not required.

### **Parity Bit Support**

Parity checking for error detection is possible with the parity bit along with internal logic resources. Cyclone IV devices M9K memory blocks support a parity bit for each storage byte. You can use this bit as either a parity bit or as an additional data bit. No parity function is actually performed on this bit.

#### **Byte Enable Support**

Cyclone IV devices M9K memory blocks support byte enables that mask the input data so that only specific bytes of data are written. The unwritten bytes retain the previous written value. The wren signals, along with the byte-enable (byteena) signals, control the write operations of the RAM block. The default value of the byteena signals is high (enabled), in which case writing is controlled only by the wren signals. There is no clear port to the byteena registers. M9K blocks support byte enables when the write port has a data width of ×16, ×18, ×32, or ×36 bits.

Byte enables operate in one-hot manner, with the LSB of the byteena signal corresponding to the least significant byte of the data bus. For example, if byteena = 01 and you are using a RAM block in ×18 mode, data[8..0] is enabled and data[17..9] is disabled. Similarly, if byteena = 11, both data[8..0] and data[17..9] are enabled. Byte enables are active high.

Table 3–2 lists the byte selection.

	Affected Bytes						
byteena[30]	datain ×16	datain ×18	datain ×32	datain ×36			
[0] = 1	[70]	[80]	[70]	[80]			
[1] = 1	[158]	[179]	[158]	[179]			
[2] = 1	—		[2316]	[2618]			
[3] = 1	_		[3124]	[3527]			

 Table 3–2.
 byteena for Cyclone IV Devices M9K Blocks
 (Note 1)

Note to Table 3-2:

(1) Any combination of byte enables is possible.

Figure 3–1 shows how the wren and byteena signals control the RAM operations.




Figure 3–1. Cyclone IV Devices byteena Functional Waveform (Note 1)

#### Note to Figure 3-1:

(1) For this functional waveform, New Data mode is selected.

When a byteena bit is deasserted during a write cycle, the old data in the memory appears in the corresponding data-byte output. When a byteena bit is asserted during a write cycle, the corresponding data-byte output depends on the setting chosen in the Quartus® II software. The setting can either be the newly written data or the old data at that location.

### **Packed Mode Support**

Cyclone IV devices M9K memory blocks support packed mode. You can implement two single-port memory blocks in a single block under the following conditions:

- Each of the two independent block sizes is less than or equal to half of the M9K block size. The maximum data width for each independent block is 18 bits wide.
- Each of the single-port memory blocks is configured in single-clock mode. For more information about packed mode support, refer to "Single-Port Mode" on page 3–7 and "Single-Clock Mode" on page 3–15.

#### Address Clock Enable Support

Cyclone IV devices M9K memory blocks support an active-low address clock enable, which holds the previous address value for as long as the addressstall signal is high (addressstall = '1'). When you configure M9K memory blocks in dual-port mode, each port has its own independent address clock enable.

Figure 3–2 shows an address clock enable block diagram. The address register output feeds back to its input using a multiplexer. The multiplexer output is selected by the address clock enable (addressstall) signal.




Figure 3–2. Cyclone IV Devices Address Clock Enable Block Diagram

The address clock enable is typically used to improve the effectiveness of cache memory applications during a cache-miss. The default value for the address clock enable signals is low.

Figure 3–3 and Figure 3–4 show the address clock enable waveform during read and write cycles, respectively.




Figure 3–3. Cyclone IV Devices Address Clock Enable During Read Cycle Waveform




Figure 3–4. Cyclone IV Devices Address Clock Enable During Write Cycle Waveform

#### **Mixed-Width Support**

M9K memory blocks support mixed data widths. When using simple dual-port, true dual-port, or FIFO modes, mixed width support allows you to read and write different data widths to an M9K memory block. For more information about the different widths supported per memory mode, refer to "Memory Modes" on page 3–7.


#### **Asynchronous Clear**

Cyclone IV devices support asynchronous clears for read address registers, output registers, and output latches only. Input registers other than read address registers are not supported. When applied to output registers, the asynchronous clear signal clears the output registers and the effects are immediately seen. If your RAM does not use output registers, you can still clear the RAM outputs using the output latch asynchronous clear feature.

Asserting asynchronous clear to the read address register during a read operation may corrupt the memory content.

Figure 3–5 shows the functional waveform for the asynchronous clear feature.

Figure 3–5. Output Latch Asynchronous Clear Waveform



You can selectively enable asynchronous clears per logical memory using the Quartus II RAM MegaWizard<sup>™</sup> Plug-In Manager.

**For more information, refer to the** *RAM Megafunction User Guide*.

There are three ways to reset registers in the M9K blocks:

- Power up the device
- Use the aclr signal for output register only
- Assert the device-wide reset signal using the **DEV\_CLRn** option

## **Memory Modes**

Cyclone IV devices M9K memory blocks allow you to implement fully-synchronous SRAM memory in multiple modes of operation. Cyclone IV devices M9K memory blocks do not support asynchronous (unregistered) memory inputs.

M9K memory blocks support the following modes:


- Single-port
- Simple dual-port
- True dual-port
- Shift-register
- ROM
- FIFO

Violating the setup or hold time on the M9K memory block input registers may corrupt memory contents. This applies to both read and write operations.

#### Single-Port Mode

Single-port mode supports non-simultaneous read and write operations from a single address. Figure 3–6 shows the single-port memory configuration for Cyclone IV devices M9K memory blocks.

#### Figure 3-6. Single-Port Memory (Note 1), (2)



#### Notes to Figure 3-6:

- (1) You can implement two single-port memory blocks in a single M9K block.
- (2) For more information, refer to "Packed Mode Support" on page 3-4.


During a write operation, the behavior of the RAM outputs is configurable. If you activate rden during a write operation, the RAM outputs show either the new data being written or the old data at that address. If you perform a write operation with rden deactivated, the RAM outputs retain the values they held during the most recent active rden signal.


To choose the desired behavior, set the **Read-During-Write** option to either **New Data** or **Old Data** in the RAM MegaWizard Plug-In Manager in the Quartus II software. For more information about read-during-write mode, refer to "Read-During-Write Operations" on page 3–15.

The port width configurations for M9K blocks in single-port mode are as follow:

- 8192 × 1
- 4096 × 2
- 2048 × 4
- 1024 × 8
- 1024 × 9
- 512 × 16
- 512 × 18
- 256 × 32
- 256 × 36


Figure 3–7 shows a timing waveform for read and write operations in single-port mode with unregistered outputs. Registering the outputs of the RAM simply delays the q output by one clock cycle.





### **Simple Dual-Port Mode**

Simple dual-port mode supports simultaneous read and write operations to different locations. Figure 3–8 shows the simple dual-port memory configuration.



#### Note to Figure 3-8:

(1) Simple dual-port RAM supports input or output clock mode in addition to the read or write clock mode shown.

Cyclone IV devices M9K memory blocks support mixed-width configurations, allowing different read and write port widths. Table 3–3 lists mixed-width configurations.


	Write Port								
Read Port	8192 × 1	4096 × 2	2048 × 4	1024 × 8	512 × 16	256 × 32	1024 × 9	512 × 18	256 × 36
8192 × 1	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	—	—	—
4096 × 2	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_	—	_
2048 × 4	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_	—	
1024 × 8	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	—	—	_
512 × 16	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_	—	_
256 × 32	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_	_	
1024 × 9	_	_	—	_	_	_	$\checkmark$	$\checkmark$	$\checkmark$
512 × 18	—	—	—	—	—	—	$\checkmark$	$\checkmark$	$\checkmark$
256 × 36	—	—	—	_	—	—	$\checkmark$	$\checkmark$	$\checkmark$

Table 3-3. Cyclone IV Devices M9K Block Mixed-Width Configurations (Simple Dual-Port Mode)

In simple dual-port mode, M9K memory blocks support separate wren and rden signals. You can save power by keeping the rden signal low (inactive) when not reading. Read-during-write operations to the same address can either output "Don't Care" data at that location or output "Old Data". To choose the desired behavior, set the **Read-During-Write** option to either **Don't Care** or **Old Data** in the RAM MegaWizard Plug-In Manager in the Quartus II software. For more information about this behavior, refer to "Read-During-Write Operations" on page 3–15.

Figure 3–9 shows the timing waveform for read and write operations in simple dual-port mode with unregistered outputs. Registering the outputs of the RAM simply delays the q output by one clock cycle.





### **True Dual-Port Mode**

True dual-port mode supports any combination of two-port operations: two reads, two writes, or one read and one write, at two different clock frequencies. Figure 3–10 shows Cyclone IV devices true dual-port memory configuration.




Figure 3–10. Cyclone IV Devices True Dual-Port Memory (Note 1)

#### Note to Figure 3-10:

(1) True dual-port memory supports input or output clock mode in addition to the independent clock mode shown.

The widest bit configuration of the M9K blocks in true dual-port mode is 512 × 16-bit (18-bit with parity).

	Write Port							
Read Port	8192 × 1	4096 × 2	2048 × 4	1024 × 8	512 × 16	1024 × 9	512 × 18	
8192 × 1	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	—	—	
4096 × 2	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	—	_	
2048 × 4	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_		
1024 × 8	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_	_	
512 × 16	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	—	_	
1024 × 9	_	_	—	_	_	$\checkmark$	$\checkmark$	
512 × 18	—	—	—	_	_	$\checkmark$	$\checkmark$	

Table 3-4 lists the possible M9K block mixed-port width configurations.

In true dual-port mode, M9K memory blocks support separate wren and rden signals. You can save power by keeping the rden signal low (inactive) when not reading. Read-during-write operations to the same address can either output "New Data" at that location or "Old Data". To choose the desired behavior, set the **Read-During-Write** option to either **New Data** or **Old Data** in the RAM MegaWizard Plug-In Manager in the Quartus II software. For more information about this behavior, refer to "Read-During-Write Operations" on page 3–15.

In true dual-port mode, you can access any memory location at any time from either port A or port B. However, when accessing the same memory location from both ports, you must avoid possible write conflicts. When you attempt to write to the same address location from both ports at the same time, a write conflict happens. This results in unknown data being stored to that address location. There is no conflict resolution circuitry built into the Cyclone IV devices M9K memory blocks. You must handle address conflicts external to the RAM block.

Figure 3–11 shows true dual-port timing waveforms for the write operation at port A and read operation at port B. Registering the outputs of the RAM simply delays the q outputs by one clock cycle.

Table 3-4. Cyclone IV Devices M9K Block Mixed-Width Configurations (True Dual-Port Mode)





Figure 3–11. Cyclone IV Devices True Dual-Port Timing Waveform


### **Shift Register Mode**

Cyclone IV devices M9K memory blocks can implement shift registers for digital signal processing (DSP) applications, such as finite impulse response (FIR) filters, pseudo-random number generators, multi-channel filtering, and auto-correlation and cross-correlation functions. These and other DSP applications require local data storage, traditionally implemented with standard flipflops that quickly exhaust many logic cells for large shift registers. A more efficient alternative is to use embedded memory as a shift register block, which saves logic cell and routing resources.

The size of a  $(w \times m \times n)$  shift register is determined by the input data width (w), the length of the taps (m), and the number of taps (n), and must be less than or equal to the maximum number of memory bits, which is 9,216 bits. In addition, the size of  $(w \times n)$  must be less than or equal to the maximum width of the block, which is 36 bits. If you need a larger shift register, you can cascade the M9K memory blocks.

Figure 3–12 shows the Cyclone IV devices M9K memory block in shift register mode.





### **ROM Mode**

Cyclone IV devices M9K memory blocks support ROM mode. A **.mif** initializes the ROM contents of these blocks. The address lines of the ROM are registered. The outputs can be registered or unregistered. The ROM read operation is identical to the read operation in the single-port RAM configuration.

### **FIFO Buffer Mode**

Cyclone IV devices M9K memory blocks support single-clock or dual-clock FIFO buffers. Dual clock FIFO buffers are useful when transferring data from one clock domain to another clock domain. Cyclone IV devices M9K memory blocks do not support simultaneous read and write from an empty FIFO buffer.

For more information about FIFO buffers, refer to the *Single- and Dual-Clock FIFO Megafunction User Guide*.

# **Clocking Modes**

Cyclone IV devices M9K memory blocks support the following clocking modes:

- Independent
- Input or output
- Read or write
- Single-clock

When using read or write clock mode, if you perform a simultaneous read or write to the same address location, the output read data is unknown. If you require the output data to be a known value, use either single-clock mode or I/O clock mode and choose the appropriate read-during-write behavior in the MegaWizard Plug-In Manager.

Violating the setup or hold time on the memory block input registers might corrupt the memory contents. This applies to both read and write operations.

Asynchronous clears are available on read address registers, output registers, and output latches only.

Table 3–5 lists the clocking mode versus memory mode support matrix.

Clocking Mode	True Dual-Port Mode	Simple Dual-Port Mode	Single-Port Mode	ROM Mode	FIFO Mode
Independent	$\checkmark$	—	—	~	—
Input or output	$\checkmark$	$\checkmark$	<ul> <li>✓</li> </ul>	~	—
Read or write		$\checkmark$	—	—	~
Single-clock	~	$\checkmark$	<ul> <li></li> </ul>	$\checkmark$	$\checkmark$

Table 3-5. Cyclone IV Devices Memory Clock Modes

## **Independent Clock Mode**

Cyclone IV devices M9K memory blocks can implement independent clock mode for true dual-port memories. In this mode, a separate clock is available for each port (port A and port B). clock A controls all registers on the port A side, while clock B controls all registers on the port B side. Each port also supports independent clock enables for port A and B registers.

## **Input or Output Clock Mode**

Cyclone IV devices M9K memory blocks can implement input or output clock mode for FIFO, single-port, true, and simple dual-port memories. In this mode, an input clock controls all input registers to the memory block including data, address, byteena, wren, and rden registers. An output clock controls the data-output registers. Each memory block port also supports independent clock enables for input and output registers.

### **Read or Write Clock Mode**

Cyclone IV devices M9K memory blocks can implement read or write clock mode for FIFO and simple dual-port memories. In this mode, a write clock controls the data inputs, write address, and wren registers. Similarly, a read clock controls the data outputs, read address, and rden registers. M9K memory blocks support independent clock enables for both the read and write clocks.

When using read or write mode, if you perform a simultaneous read or write to the same address location, the output read data is unknown. If you require the output data to be a known value, use either single-clock mode, input clock mode, or output clock mode and choose the appropriate read-during-write behavior in the MegaWizard Plug-In Manager.

#### **Single-Clock Mode**

Cyclone IV devices M9K memory blocks can implement single-clock mode for FIFO, ROM, true dual-port, simple dual-port, and single-port memories. In this mode, you can control all registers of the M9K memory block with a single clock together with clock enable.

## **Design Considerations**

This section describes designing with M9K memory blocks.

#### **Read-During-Write Operations**

"Same-Port Read-During-Write Mode" on page 3–16 and "Mixed-Port Read-During-Write Mode" on page 3–17 describe the functionality of the various RAM configurations when reading from an address during a write operation at that same address.

There are two read-during-write data flows: same-port and mixed-port. Figure 3–13 shows the difference between these flows.




Figure 3–13. Cyclone IV Devices Read-During-Write Data Flow

#### Same-Port Read-During-Write Mode

This mode applies to a single-port RAM or the same port of a true dual-port RAM. In the same port read-during-write mode, there are two output choices: **New Data** mode (or flow-through) and **Old Data** mode. In **New Data** mode, new data is available on the rising edge of the same clock cycle on which it was written. In **Old Data** mode, the RAM outputs reflect the old data at that address before the write operation proceeds.

When using **New Data** mode together with byteena, you can control the output of the RAM. When byteena is high, the data written into the memory passes to the output (flow-through). When byteena is low, the masked-off data is not written into the memory and the old data in the memory appears on the outputs. Therefore, the output can be a combination of new and old data determined by byteena.

Figure 3–14 and Figure 3–15 show sample functional waveforms of same port read-during-write behavior with both **New Data** and **Old Data** modes, respectively.






Figure 3-14. Same Port Read-During Write: New Data Mode





#### **Mixed-Port Read-During-Write Mode**

This mode applies to a RAM in simple or true dual-port mode, which has one port reading and the other port writing to the same address location with the same clock.

In this mode, you also have two output choices: **Old Data** mode or **Don't Care** mode. In **Old Data** mode, a read-during-write operation to different ports causes the RAM outputs to reflect the old data at that address location. In **Don't Care** mode, the same operation results in a "Don't Care" or unknown value on the RAM outputs.

For more information about how to implement the desired behavior, refer to the *RAM Megafunction User Guide*.

Figure 3–16 shows a sample functional waveform of mixed port read-during-write behavior for **Old Data** mode. In **Don't Care** mode, the old data is replaced with "Don't Care".




Figure 3–16. Mixed Port Read-During-Write: Old Data Mode

## **Conflict Resolution**

When you are using M9K memory blocks in true dual-port mode, it is possible to attempt two write operations to the same memory location (address). Because there is no conflict resolution circuitry built into M9K memory blocks, this results in unknown data being written to that location. Therefore, you must implement conflict-resolution logic external to the M9K memory block.

For mixed-port read-during-write operation with dual clocks, the relationship between the clocks determines the output behavior of the memory. If you use the same clock for the two clocks, the output is the old data from the address location. However, if you use different clocks, the output is unknown during the mixed-port read-during-write operation. This unknown value may be the old or new data at the address location, depending on whether the read happens before or after the write.

# **Power-Up Conditions and Memory Initialization**

The M9K memory block outputs of Cyclone IV devices power up to zero (cleared) regardless of whether the output registers are used or bypassed. All M9K memory blocks support initialization using a **.mif**. You can create **.mif**s in the Quartus II software and specify their use using the RAM MegaWizard Plug-In Manager when instantiating memory in your design. Even if memory is pre-initialized (for example, using a **.mif**), it still powers up with its outputs cleared. Only the subsequent read after power up outputs the pre-initialized values.



For more information about **.mifs**, refer to the *RAM Megafunction User Guide* and the *Quartus II Handbook*.

## **Power Management**

The M9K memory block clock enables of Cyclone IV devices allow you to control clocking of each M9K memory block to reduce AC power consumption. Use the rden signal to ensure that read operations only occur when necessary. If your design does not require read-during-write, reduce power consumption by deasserting the rden signal during write operations or any period when there are no memory operations. The Quartus II software automatically powers down any unused M9K memory blocks to save static power.

# **Chapter Revision History**

Table 3–6 shows the revision history for this chapter.

**Table 3–6.** Chapter Revision History

Date	Version	Changes Made
November 2009	1.0	Initial release.



# 4. Embedded Multipliers in Cyclone IV Devices

CYIV-51004-1.0

Cyclone® IV devices include a combination of on-chip resources and external interfaces that help to increase performance, reduce system cost, and lower the power consumption of digital signal processing (DSP) systems. Cyclone IV devices, either alone or as DSP device co-processors, are used to improve price-to-performance ratios of DSP systems. Particular focus is placed on optimizing Cyclone IV devices for applications that benefit from an abundance of parallel processing resources, which include video and image processing, intermediate frequency (IF) modems used in wireless communications systems, and multi-channel communications and video systems.

References to Cyclone IV devices in this chapter refer only to Cyclone IV GX devices. Information about Cyclone IV E devices will be included in a future revision of this chapter.

This chapter contains the following sections:

- "Embedded Multiplier Block Overview" on page 4–1
- "Architecture" on page 4–2
- "Operational Modes" on page 4–4

# **Embedded Multiplier Block Overview**

Figure 4–1 shows one of the embedded multiplier columns with the surrounding logic array blocks (LABs). The embedded multiplier is configured as either one  $18 \times 18$  multiplier or two  $9 \times 9$  multipliers. For multiplications greater than  $18 \times 18$ , the Quartus® II software cascades multiple embedded multiplier blocks together. There are no restrictions on the data width of the multiplier, but the greater the data width, the slower the multiplication process.




Figure 4-1. Embedded Multipliers Arranged in Columns with Adjacent LABs

Table 4–1 shows the number of embedded multipliers and the multiplier modes that can be implemented in each Cyclone IV device.

Device Family	Device	Embedded Multipliers	9 × 9 Multipliers (1)	18 × 18 Multipliers (1)	Software Multipliers (2)	Total Multipliers (3)
	EP4CGX15	0	0	0	60	60
	EP4CGX22	40	80	40	84	124
	EP4CGX30	80	160	80	120	200
Cyclone IV	EP4CGX50	140	280	140	278	418
	EP4CGX75	198	396	198	462	660
	EP4CGX110	280	560	280	610	890
	EP4CGX150	360	720	360	720	1080

Table 4-1. Number of Embedded Multipliers in Cyclone IV Devices

#### Notes to Table 4-1:

(1) These columns show the number of  $9 \times 9$  or  $18 \times 18$  multipliers for each device.

(2) Soft multipliers are implemented in sum of multiplication mode. M9K memory blocks are configured with 18-bit data widths to support 16-bit coefficients. The sum of the coefficients requires 18 bits of resolution to account for overflow.

(3) The total number of multipliers may vary, depending on the multiplier mode used.

In addition to the embedded multipliers in Cyclone IV devices, you can implement soft multipliers by using the M9K memory blocks as look-up tables (LUTs). The LUTs contain partial results from the multiplication of input data with coefficients that implement variable depth and width high-performance soft multipliers for low-cost, high-volume DSP applications. The availability of soft multipliers increases the number of available multipliers in the device.



For more information about M9K memory blocks, refer to the *Memory Blocks in Cyclone IV Devices* chapter in volume 1 of the *Cyclone IV Device Handbook*.


For more information about soft multipliers, refer to AN 306: Implementing Multipliers in FPGA Devices.

# Architecture

Each embedded multiplier consists of the following elements:

- Multiplier stage
- Input and output registers
- Input and output interfaces

Figure 4–2 shows the multiplier block architecture.





### **Input Registers**

You can send each multiplier input signal into an input register or directly into the multiplier in 9- or 18-bit sections, depending on the operational mode of the multiplier. Each multiplier input signal can be sent through a register independently of other input signals. For example, you can send the multiplier Data A signal through a register and send the Data B signal directly to the multiplier.

The following control signals are available for each input register in the embedded multiplier:

- clock
- clock enable
- asynchronous clear

All input and output registers in a single embedded multiplier are fed by the same clock, clock enable, and asynchronous clear signals.

### **Multiplier Stage**

The multiplier stage of an embedded multiplier block supports  $9 \times 9$  or  $18 \times 18$  multipliers as well as other multipliers between these configurations. Depending on the data width or operational mode of the multiplier, a single embedded multiplier can perform one or two multiplications in parallel. For multiplier information, refer to "Operational Modes" on page 4–4.

Each multiplier operand is a unique signed or unsigned number. Two signals, signa and signb, control an input of a multiplier and determine if the value is signed or unsigned. If the signa signal is high, the Data A operand is a signed number. If the signa signal is low, the Data A operand is an unsigned number.

Table 4–2 shows the sign of the multiplication results for the various operand sign representations. The results of the multiplication are signed if any one of the operands is a signed value.

Dat	ta A	Dat	ta B	
signa Value	Logic Level	signb Value	Logic Level	Result
Unsigned	Low	Unsigned	Low	Unsigned
Unsigned	Low	Signed	High	Signed
Signed	High	Unsigned	Low	Signed
Signed	High	Signed	High	Signed

Table 4-2.	Multiplier	Sian	Representation
	manuphor	o ign	rioprocontation

Each embedded multiplier block has only one signa and one signb signal to control the sign representation of the input data to the block. If the embedded multiplier block has two 9 × 9 multipliers, the Data A input of both multipliers share the same signa signal, and the Data B input of both multipliers share the same signb signal. You can dynamically change the signa and signb signals to modify the sign representation of the input operands at run time. You can send the signa and signb signals through a dedicated input register. The multiplier offers full precision, regardless of the sign representation.

P

When the signa and signb signals are unused, the Quartus II software sets the multiplier to perform unsigned multiplication by default.

### **Output Registers**

You can register the embedded multiplier output using output registers in either 18- or 36-bit sections, depending on the operational mode of the multiplier. The following control signals are available for each output register in the embedded multiplier:

- clock
- clock enable
- asynchronous clear

All input and output registers in a single embedded multiplier are fed by the same clock, clock enable, and asynchronous clear signals.

# **Operational Modes**

You can use an embedded multiplier block in one of two operational modes, depending on the application needs:

- One 18-bit × 18-bit multiplier
- Up to two 9-bit × 9-bit independent multipliers


You can also use embedded multipliers of Cyclone IV devices to implement multiplier adder and multiplier accumulator functions, in which the multiplier portion of the function is implemented using embedded multipliers, and the adder or accumulator function is implemented in logic elements (LEs).

## **18-Bit Multipliers**

You can configure each embedded multiplier to support a single  $18 \times 18$  multiplier for input widths of 10 to 18 bits.

Figure 4–3 shows the embedded multiplier configured to support an 18-bit multiplier.





All 18-bit multiplier inputs and results are independently sent through registers. The multiplier inputs can accept signed integers, unsigned integers, or a combination of both. Also, you can dynamically change the signa and signb signals and send these signals through dedicated input registers.


## 9-Bit Multipliers

You can configure each embedded multiplier to support two  $9 \times 9$  independent multipliers for input widths of up to 9 bits.

Figure 4–4 shows the embedded multiplier configured to support two 9-bit multipliers.



#### Figure 4-4. 9-Bit Multiplier Mode



All 9-bit multiplier inputs and results are independently sent through registers. The multiplier inputs can accept signed integers, unsigned integers, or a combination of both. Two 9 × 9 multipliers in the same embedded multiplier block share the same signa and signb signal. Therefore, all the Data A inputs feeding the same embedded multiplier must have the same sign representation. Similarly, all the Data B inputs feeding the same embedded multiplier must have the same sign representation.

# **Chapter Revision History**

Table 4–3 shows the revision history for this chapter.

Table 4-3.	Chapter	Revision	History
------------	---------	----------	---------

Date	Version	Changes Made
November 2009	1.0	Initial release.



# 5. Clock Networks and PLLs in Cyclone IV Devices

#### CYIV-51005-1.0

This chapter describes the hierarchical clock networks and phase-locked loops (PLLs) with advanced features in Cyclone<sup>®</sup> IV devices.

References to Cyclone IV devices in this chapter refer only to Cyclone IV GX devices. Information about Cyclone IV E devices will be included in a future revision of this chapter.

This chapter includes the following sections:

- "Clock Networks" on page 5–1
- "PLLs in Cyclone IV Devices" on page 5–13
- "Cyclone IV PLL Hardware Overview" on page 5–15
- "Clock Feedback Modes" on page 5–17
- "Hardware Features" on page 5–21
- "Programmable Bandwidth" on page 5–27
- "Phase Shift Implementation" on page 5–27
- "PLL Cascading" on page 5–29
- "PLL Reconfiguration" on page 5–29
- "Spread-Spectrum Clocking" on page 5–36
- "PLL Specifications" on page 5–36

# **Clock Networks**

Cyclone IV devices provide up to 12 dedicated clock pins (CLK [15..4]) that can drive the global clocks (GCLKs). Cyclone IV devices support four dedicated clock pins on each side of the device except the left side. These clock pins can drive up to 30 GCLKs.

 For more information about the number of GCLK networks in each device density, refer to the Cyclone IV FPGA Device Family Overview chapter in volume 1.

### **GCLK Network**

GCLKs drive throughout the entire device, feeding all device quadrants. All resources in the device (I/O elements, logic array blocks (LABs), dedicated multiplier blocks, and M9K memory blocks) can use GCLKs as clock sources. Use these clock network resources for control signals, such as clock enables and clears fed by an external pin. Internal logic can also drive GCLKs for internally generated GCLKs and asynchronous clears, clock enables, or other control signals with high fan-out. Table 5–1 and Table 5–2 on page 5–4 list the connectivity of the clock sources to the GCLK networks.

GCLK Network Clock									GC	LK N	etwo	rks								
Sources	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
CLK4/DIFFCLK_2n	—	—	—	—	—	$\checkmark$	—	$\checkmark$	—	$\checkmark$	—	—	—	—	—	—	—	—	—	—
CLK5/DIFFCLK_2p	—	_	—	—	—	—	$\checkmark$	$\checkmark$	—	—	-	—	—	—	—	—	—	—	—	—
CLK6/DIFFCLK_3n	—	—	—	—	—	—	$\checkmark$	—	$\checkmark$	$\checkmark$	—	—	—	—	—	—	—	—	—	_
CLK7/DIFFCLK_3p	—	_	—	—	—	$\checkmark$	—	—	~	—	—	—	—	—	—	—	—	—	—	_
CLK8/DIFFCLK_5n	—	_	—		—	—	—		_	—	$\checkmark$	—	$\checkmark$	_	~		—	—	—	—
CLK9/DIFFCLK_5p	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	$\checkmark$	—	—	—	—	—	—	—
CLK10/DIFFCLK_4n /REFCLK1n	_	_	—		—				_	_	-	~	_	~	~				_	
CLK11/DIFFCLK_4p /REFCLK1p	—	_	—	—	_	—	_	—	_	—	~	_	—	~	_	—	—	_	_	
CLK12/DIFFCLK_7p /REFCLK0p	-		—	_	_	_	_	_	_	-	—	_	-	_	_	~	_	~	—	~
CLK13/DIFFCLK_7n /REFCLK0n	-	_	—	—	—	—	_	—	_	-	—	_	—	_	_	—	~	~	—	
CLK14/DIFFCLK_6p	—	_	—	—	—	—	—	—	_	—	—	—	—	—	—	—	$\checkmark$	—	$\checkmark$	$\checkmark$
CLK15/DIFFCLK_6n	—	_	—		—	—	—		—	—	—	—	—	—	—	$\checkmark$	—	—	$\checkmark$	—
MPLL1_C0	$\checkmark$	_	—	$\checkmark$	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	—	$\checkmark$	—
MPLL1_C1	—	>	—	—	$\checkmark$	—	—	—	_	—	—	—	—	—	—	—	$\checkmark$	—	—	$\checkmark$
MPLL1_C2	$\checkmark$	_	$\checkmark$	—	—	—	—	—	_	—	—	—	—	—	—	$\checkmark$	—	<ul> <li></li> </ul>	—	_
MPLL1_C3	—	>	_	>	—	—	—		—	—	—	—	—	—	—	—	$\checkmark$	—	>	—
MPLL1_C4	—	—	$\checkmark$	—	<b>~</b>	_	_	—	—	—	_	—	—	_	_	—	—	$\checkmark$	—	$\checkmark$
MPLL2_C0	$\checkmark$	—	—	$\checkmark$	—	—	—	—	—	—	$\checkmark$	—	—	$\checkmark$	—	—	—	—	—	—
MPLL2_C1	—	$\checkmark$	—	—	$\checkmark$	—	—	—	—	—	_	$\checkmark$	_	—	$\checkmark$	—	—	—	—	—
MPLL2_C2	$\checkmark$	—	$\checkmark$	—	—	—	—	—	—	_	$\checkmark$	—	$\checkmark$	—	—	—	—	—	—	—
MPLL2_C3	_	~	—	$\checkmark$	—	—	—	—	—	_	_	$\checkmark$	_	$\checkmark$	—	—	—	—	—	—
MPLL2_C4	—	—	$\checkmark$	—	$\checkmark$	—	—	—	—	—	—	—	$\checkmark$	—	$\checkmark$	—	—	—	—	—
GPLL3_C0	_	—	—	—	—	$\checkmark$	—	—	$\checkmark$	_	—	—	-	—	—	$\checkmark$	—	—	$\checkmark$	—
GPLL3_C1	_	_	—	—	_	—	$\checkmark$	—	_	$\checkmark$	_	—	_	—	—	—	$\checkmark$	—	—	$\checkmark$
GPLL3_C2	_	_	—	—		$\checkmark$	_	$\checkmark$	_	_	_	—	_	_	_	$\checkmark$	_	$\checkmark$	—	_
GPLL3_C3	_	—	—	—	—	—	$\checkmark$	—	$\checkmark$	_	_	—	_	—	—	—	$\checkmark$	—	$\checkmark$	—
GPLL3_C4	_	_	—	—	_	—	—	$\checkmark$	_	$\checkmark$	_	—	_	—	—	—	_	$\checkmark$	—	$\checkmark$
GPLL4_C0 (1)	—	—	—	—	—	$\checkmark$	—	—	$\checkmark$	—	$\checkmark$	—	—	$\checkmark$	—	—	—	—	—	—
GPLL4_C1 (1)	_		—	—	_		~	—	_	~	_	✓	_	—	~	—		—	—	—
GPLL4_C2 (1)	_		_	_	_	$\checkmark$	_	$\checkmark$		_	$\checkmark$	_	$\checkmark$	_	_	_		_	—	—
GPLL4_C3 (1)	<u> </u>		—	—	_		~	—	$\checkmark$	-	—	$\checkmark$	<u> </u>	~		—		—	—	—
GPLL4_C4 (1)	<u> </u>	_	—	—	_	_	_	✓		✓	_	_	$\checkmark$	_	~	—	_	_	—	_
DPCLK2	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	~	_	_	—

Table 5–1. GCLK Network Connections for EP4CGX15, EP4CGX22, and EP4CGX30 (Part 1 of 2)

GCLK Network Clock									GC	LK N	etwo	rks								
Sources	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
DPCLK3 (2)	-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—
dpclk4 <i>(2)</i>	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	—
DPCLK5	-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$
DPCLK6 <i>(2)</i>	—	—	—	—	—	—	—	—	$\checkmark$	—	—	—	—	—	—	—	—	—	—	—
DPCLK7	-	—	—	—	—	—	$\checkmark$	—	—	—	—	—	—	—	—	—	—	—	—	—
DPCLK8	-	—	—	—	—	—	—	—	—	$\checkmark$	—	—	—	—	—	—	—	—	—	—
DPCLK9 <i>(2)</i>	—	—	—	—	—	—	—	$\checkmark$	—	—	—	—	—	—	—	—	—	—	—	—
DPCLK10	—	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	—	—	—	—
DPCLK11 <i>(2)</i>	-	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	—	—	—	—	—	—
DPCLK12 <i>(2)</i>	-	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	—	—	—	—	—
DPCLK13	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	—	—	—	—	—	—	—

#### Table 5–1. GCLK Network Connections for EP4CGX15, EP4CGX22, and EP4CGX30 (Part 2 of 2)

#### Notes to Table 5-1:

(1) GPLL4 is only available in EP4CGX22 and EP4CGX30 devices.

(2) This pin applies to EP4CGX22 and EP4CGX30 devices.

GCLK Network Clock														GC	LK N	etwo	rks													
Sources	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
CLK4/DIFFCLK_2n	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	$\checkmark$	—	$\checkmark$	—	—	—	—	—	—	—	—	—	—	—	_	—
CLK5/DIFFCLK_2p	—	—	—		—	—	-	—	—	-	-	-	—	~	<b>~</b>	—	—	~	—	—	—	—	—	—	—	—	—	—	—	—
CLK6/DIFFCLK_3n	—	—	-	-	—	—	-	-	—	-	-	-	—	<b>~</b>	-	<ul> <li></li> </ul>	<ul> <li></li> </ul>	-	—	—	—	—	-	—	—	-	—	—	—	—
CLK7/DIFFCLK_3p	—	—	—	—	—	—	-	-	—	-	-	—	<b>~</b>	—	—	<ul> <li></li> </ul>	—	~	—	—	—	—	-	—	—	-	—	—	—	—
CLK8/DIFFCLK_5n	—	—	-	—	—	—	-	—	—	-	-	—	—	-	—	—	—	-	~	—	~	—	<ul> <li></li> </ul>	—	—	-	—	—	—	—
CLK9/DIFFCLK_5p	—	—	-	—	—	—	—	—	—	-	-	-	—	-	-	-	—	—	—	~	~	—	-	~	—	—	-	—	_	—
CLK10/DIFFCLK_4n /REFCLK3n		-	-	-	-	-	—	—	-	-	-	-	-	-	-	-	_	-	—	~	—	~	~		—	—	—	-		_
CLK11/DIFFCLK_4p /REFCLK3p	—	-	-	—	-	-	—	—	-	_	-	-	-	-	-	-	—	—	~	_	_	~	-	~	—	-	—	—		_
CLK12/DIFFCLK_7p /REFCLK2p	_	-	-	-	-	-	-	—	-	-	-	-	-	-	_	-	_	-	—	—	—	_	-	—	~	—	~	-	~	_
CLK13/DIFFCLK_7n /REFCLK2n	_	-	-	-	-	-	-	—	-	-	-	-	-	-	_	-	_	-	—	—	—	—	-	—	—	~	~	-	—	~
CLK14/DIFFCLK_6p	—	-	-	—	—	—	-	-	—	-	-	-	-	-	-	-	—	-	—	—	—	—	-	—	—	~	-	<ul> <li></li> </ul>	$\checkmark$	—
CLK15/DIFFCLK_6n	—	—	—		—	—	—	—		—	—	—	—	—	—	—	—	—	—		_	—	—	—	$\checkmark$	—	—	~	_	$\checkmark$
GPLL1_C0	~	-	-	<b>~</b>	—	$\checkmark$	-	—	—	-	-	-	—	-	-	-	—	-	—	—	—	—	-	—	$\checkmark$	-	-	<ul> <li></li> </ul>	_	$\checkmark$
GPLL1_C1	—	~	-	—	$\checkmark$	—	-	—	—	-	-	—	—	-	-	-	—	—	—	—		—	-	—	—	~	—	—	$\checkmark$	_
GPLL1_C2	<ul> <li></li> </ul>	—	<ul> <li></li> </ul>	—	—	—	—	-	—	-	-	-	—	-	-	-	—	—	-	—	—	—	-	—	$\checkmark$	-	<b>~</b>	—	_	_
GPLL1_C3	—	~	—	<b>~</b>	—	—	—	—	—	-	-	-	—	—	-	-	—	—	—	—	—	—	-	—	—	<ul> <li></li> </ul>	—	~		_
GPLL1_C4	—	—	<ul> <li></li> </ul>		$\checkmark$	$\checkmark$	—	—	—	-	-	-	—	-	-	-	—	—	—	—	—	—	-	—	—	—	<b>~</b>	—	$\checkmark$	$\checkmark$
GPLL2_C0	—	—	—		—		<ul> <li></li> </ul>	—	—	<ul> <li></li> </ul>	—	$\checkmark$	—	—	-	—	—	—	~	—	—	~	—	$\checkmark$	—	—	—	—		_
GPLL2_C1	—	-	-	—	—	—	-	~	—	-	~	-	—	-	-	-	—	-	—	~	—	—	$\checkmark$	—	—	-	-	—	_	—
GPLL2_C2	—	—	—	—	—	—	~	—	$\checkmark$	-	-	—	—	—	-	-	—	—	~		~		-	—	—	—	-	—	_	_
GPLL2_C3	—	-	-	—	—	—	—	~	-	~	-	-	—	-	-	-	—	—	-	~	—	~	-	—	—	-	-	—	—	—
GPLL2_C4	—	—	—	—	—	—	—	—	$\checkmark$	-	$\checkmark$	$\checkmark$	—	—	-	—	—	—	—	—	$\checkmark$	—	$\checkmark$	<b>~</b>	—	—	—	—	—	—

### Table 5–2. GCLK Network Connections for EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 Devices (Part 1 of 3)

54

rt 2	of 3)												Clo
													Clock Networks
17	18	19	20	21	22	23	24	25	26	27	28	29	tworks
$\checkmark$	—	—	—	—	—	—	$\checkmark$	—	—	$\checkmark$	—	$\checkmark$	
_	—	—	—		—	—	—	~	—	—	~	—	
—	—	—	—	—	—	—	<ul> <li></li> </ul>	—	~	—	—	—	
_	—	—	—	—	—	—	—	~	—	~	—	—	
~							—				~	$\checkmark$	
<ul> <li></li> </ul>	~		_	~	_		_		—		_	—	
	—	~		—	~		—	—	—		—	—	
	~	—	~	—	—	—	—	—	—	—	—	—	
	—	~	—	~	—	—	—	-	—	—	—	—	
~	—	—	~	—	~	~	—	-	—	—	—	—	
_	—	—	—	—	—	—	—	—	—	—	—	—	
	—	—	—	—	—	—	—	—	—	—	—	—	
_	—	—	—	—	—	—	—	—	—	—	—	—	
_	—	_			—		—	—	—			—	
	—	—	—	—	—	—	—	—	—	—	—		
_			_				_	_	_		_	—	
_		—	_				—	—			—	—	
_	-	—	—	—	-	—	-	-	-	—	—	—	
_	—	—	—	—	—	—	—	_	—	—	—	—	
_	—	—	—	—	—	—	—	-	—	—	—	—	
	1				1		1	1	1				

### Table 5–2. GCLK Network Connections for EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 Devices (Part 2 of 3)

**GCLK Network Clock** 

Sources	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
GPLL3_C0	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	—	$\checkmark$	—	$\checkmark$	—	—	—	—	—	—	$\checkmark$	—	—	$\checkmark$	—	$\checkmark$
GPLL3_C1	—	—	—	—	—	—	—	—	—	—	—	—	—	~	—	—	~	—	—	—		—	—	—	—	~	—	—	$\checkmark$	—
GPLL3_C2	—	—	-	—	—	—	—	—	—	—	-	—	$\checkmark$	—	~	—	—	—	—	—	—	—	—	—	~	—	~	—	—	—
GPLL3_C3	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	$\checkmark$	—	—	—			_	—		—	~	—	$\checkmark$	_	—
GPLL3_C4	—	—	—	—	—	—	—	—	—	—	—	—	—	—	~		$\checkmark$	$\checkmark$	—		_	_	—		—	—	~	—	$\checkmark$	$\checkmark$
GPLL4_C0	—	—	-	—	—	—	-	-	—	—	-	-	$\checkmark$	-	—	~	—	~	~	—		~	—	~	—	—	—	—	_	—
GPLL4_C1	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—		$\checkmark$	—	—	$\checkmark$	_	_	~		—	—	—	—	_	—
GPLL4_C2	—	—	-	—	—	—	-	-	—	—	-	-	$\checkmark$	—	~	—	—	—	~	—	$\checkmark$	—	—	—	—	—	—	—	—	—
GPLL4_C3	—	—	—	—	—	—	—	—	—	—	—	—	—	$\checkmark$	—	$\checkmark$	—	—	—	~		$\checkmark$	—	—	—	—	—	—	—	—
GPLL4_C4	—	—	—	—	—	—	—	—	—	—	—	—	—	—	~	—	$\checkmark$	$\checkmark$	—	—	>	—	~	~	—	—	—	—	—	—
MPLL5_C0	<ul> <li></li> </ul>	—	-	<ul> <li></li> </ul>	—	<ul> <li></li> </ul>	-	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
MPLL5_C1	—	—	-	—	—	—	—	—	—	—	-	—	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	—	—
MPLL5_C2	—	—	—	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—
MPLL5_C3	—	~	-	~	—	—	—	—	—	—	-	—	—	—	—	—	—	—	—	—		—	—	—	—	—	—	—	—	—
MPLL5_C4	—	—	$\checkmark$	—	<b>~</b>	$\checkmark$	—	—	—	—	—	—	—	—	—		—	—	—		_	_	—		—	—	—	—	_	—
MPLL6_C0	—	~	-	—	<b>~</b>	—	-	-	—	—	-	-	—	-	—	—	—	—	-	—		—	—	—	—	—	—	—	—	—
MPLL6_C1	—	_	—	—	—	—	—	—	—	—	—	—	—	—	—		—	—	—				_		—	—	_	—	_	—
MPLL6_C2	—	—	-	—	—	—	-	—	—	—	-	-	—	—	—	—	—	—	-	—	_	—	—	—	—	—	—	—	—	—
MPLL6_C3	—	—	—	_	—	—	—	—	—	—	—	—	—	—	—		—	—	—			—	—		—	—	—	—	_	—
MPLL6_C4	<ul> <li>Image: A start of the start of</li></ul>	—	$\checkmark$	_	—	—	—	—	—	—	—	—	—	—	—		—	—	—			_	—		—	—	—	—	_	—
MPLL7_C0	—	—	-	—	—	—	-	~	—	—	~	-	—	-	—	—	—	—	-	—		—	—	—	—	—	—	—	_	—
MPLL7_C1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		—	—	—		_		—		—	—	—	—	_	—
MPLL7_C2	—	—	—	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—
MPLL7_C3	—	—	—	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
MPLL7_C4	—	—	—	—	—	—	<ul> <li></li> </ul>	—	<b>~</b>	—	—	-	—	—	—	—	—	—	—	—		—	—	—	—	—	—	—	—	—

**GCLK Networks** 

GCLK Network Clock														GC	LK N	etwo	rks													
Sources	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
MPLL8_C0	—	—	—	—	—	—	$\checkmark$	—	—	~	—	$\checkmark$	—	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—		_
MPLL8_C1	-	-	-	-	—	-	—	—	—	-	-	-	—	-	-	—	—	-	—	—	_	—	—	—	—	—	—	—		_
MPLL8_C2	—	—	-	-	—	—	—	—	—	—	—	—	—	—	—	—	—	-	—		_	—		—	—	—			_	_
MPLL8_C3	-	-	-	-	-	-	—	~	—	~	-	-	—	-	-	—	—	-	—	—	_	—	—	—	—	—	—	—	_	—
MPLL8_C4	—	—	—	—	—	—	—	—	<b>~</b>	—	$\checkmark$	$\checkmark$	—	—	—	—	—	—	—		_	—		—	—	—		_		_
DPCLK0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	—		—	—	~				_
DPCLK1	-	—	-	-	—	—	—	—	—	—	-	-	—	-	-	—	—	-	—	—	—	—	—	—	—	—	—	$\checkmark$	_	—
DPCLK2	—	—	—	-	—	—	—	—	—	—	—	-	—	—	—	—	—	—	—	—		—	—	—	—	—	—	—		$\checkmark$
DPCLK3	-	—	-	-	—	—	—	—	—	—	—	-	-	-	-	-	—	-	-	—	—	—	—	—	$\checkmark$	—	—	—		—
DPCLK4	-	-	-	-	—	—	—	—	—	—	—	-	—	-	-	—	—	-	—	—	—	—	—	—	—	—	~	—		—
DPCLK5	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		—	—	—	—	—	—	—	~	—
DPCLK6	-	—	-	-	—	—	—	—	—	—	—	-	—	—	—	—	—	~	—	—	_	—	—	—	—	—	—	—		<b>—</b>
DPCLK7	-	—	-	-	—	—	—	—	—	—	—	-	—	—	—	~	—	-	—	—	_	—	—	—	—	—	—	—	—	<b>—</b>
DPCLK8	-	—	—	-	—	—	—	—	—	—	—	-	—	$\checkmark$	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	—
DPCLK9	-	—	—	-	—	—	—	—	—	—	—	-	—	—	—	—	<b>~</b>	—	—	—		—	—	—	—	—	—	—		—
DPCLK10	—	—	—	-	—	—	—	—	—	—	—	-	—	—	<b>~</b>	—	—	—	—	—		—	—	—	—	—	—	—		—
DPCLK11	-	—	-	-	—	—	—	—	—	—	—	-	$\checkmark$	-	-	-	—	-	-	—	—	—	—	—	—	—	—	—		—
DPCLK12	—	—	-	-	—	—	—	—	—	—	—	-	—	—	-	—	—	-	—	—	_	—	~	—	—	—	—	—	—	—
DPCLK13	-	—	—	-	—	—	—	—	—	—	—	—	—	-	—	—	—	—	—	—	$\checkmark$	—	—	—	—	—	—	—	_	—
DPCLK14	-		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	~	—	—	—	—	—	—	—	—	—	_	—
DPCLK15	—	—	—	-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	~	—	—	—	—	_	—
DPCLK16	—	—	—	—	—	—	—		—	—	—	—	—	—	—	—	—	—	—	—	—	~	—		—	—	—	—	_	—
DPCLK17	-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	~	_	—		—	—	—		—	—	—

### Table 5–2. GCLK Network Connections for EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 Devices (Part 3 of 3)

If you do not use dedicated clock pins to feed the GCLKs, you can use them as general-purpose input pins to feed the logic array. However, when using them as general-purpose input pins, they do not have support for an I/O register and must use LE-based registers in place of an I/O register.

### **Clock Control Block**

The clock control block drives GCLKs. Clock control blocks are located on each side of the device, close to the dedicated clock input pins. GCLKs are optimized for minimum clock skew and delay.

Table 5–3 lists the sources that can feed the clock control block, that in turn feeds the GCLKs.

Input	Description
Dedicated clock inputs	Dedicated clock input pins can drive clocks or global signals, such as synchronous and asynchronous clears, presets, or clock enables onto given GCLKs.
Dual-purpose clock (DPCLK) I/O input	DPCLK I/O pins are bidirectional dual function pins that are used for high fan-out control signals, such as protocol signals, TRDY and IRDY signals for PCI, via the GCLK. Clock control blocks that have inputs driven by dual-purpose clock I/O pins are not able to drive PLL inputs.
PLL outputs	PLL counter outputs can drive the GCLK.
Internal logic	You can drive the GCLK through logic array routing to enable internal logic elements (LEs) to drive a high fan-out, low-skew signal path. Clock control blocks that have inputs driven by internal logic are not able to drive PLL inputs.

Table 5–3. Clock Control Block Inputs


In Cyclone IV devices, dedicated clock input pins, PLL counter outputs, dual-purpose clock I/O inputs, and internal logic can all feed the clock control block for each GCLK. The output from the clock control block in turn feeds the corresponding GCLK. The GCLK can drive the PLL input if the clock control block inputs are outputs of another PLL or dedicated clock input pins. There are five or six clock control blocks on each side of the device periphery—depending on device density; providing up to 30 clock control blocks in each Cyclone IV device. For the clock control block locations, refer to Figure 5–2 on page 5–9 and Figure 5–3 on page 5–10.


The clock control blocks on the left side of the Cyclone IV device do not support any clock inputs.

The control block has two functions:

- Dynamic GCLK clock source selection (not applicable for DPCLK and internal logic input)
- GCLK network power down (dynamic enable and disable)

### Figure 5–1 shows the clock control block.





#### Notes to Figure 5-1:

- (1) The clkswitch signal can either be set through the configuration file or dynamically set when using the manual PLL switchover feature. The output of the multiplexer is the input clock ( $f_{IN}$ ) for the PLL.
- (2) The clkselect[1..0] signals are fed by internal logic and are used to dynamically select the clock source for the GCLK when the device is in user mode.
- (3) The static clock select signals are set in the configuration file. Therefore, dynamic control when the device is in user mode is not feasible.
- (4) Two out of four PLL clock outputs are selected from adjacent PLLs to drive into the clock control block.
- (5) You can use internal logic to enable or disable the GCLK in user mode.

Each PLL generates five clock outputs through the c [4..0] counters. Two of these clocks can drive the GCLK through a clock control block, as shown in Figure 5–1.


•••

For more information about how to use the clock control block in the Quartus<sup>®</sup> II software, refer to the *ALTCLKCTRL Megafunction User Guide*.

## **GCLK Network Clock Source Generation**

Figure 5–2 and Figure 5–3 show the Cyclone IV PLLs, clock inputs, and clock control block location for different Cyclone IV device densities.





#### Notes to Figure 5-2:

- (1) There are five clock control blocks on each side.
- (2) GPLL4 is only available in EP4CGX22 and EP4CGX30 devices.
- (3) The EP4CGX15 device has two DPCLK pins on each side of the device: DPCLK2 and DPCLK5 on bottom side, DPCLK7 and DPCLK8 on the right side, DPCLK10 and DPCLK13 on the top side of device.




Figure 5–3. Clock Networks and Clock Control Block Locations in EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 Devices

#### Notes to Figure 5-3:

(1) There are 6 clock control blocks on the top, right and bottom sides of the device and 12 clock control blocks on the left side of the device.

(2) CLK [19..16] and CLK [23..20] can only drive the general-purpose PLLs (GPLLs) and multi-purpose PLLs (MPLLs) on the left side of the device. These clock pins do not have access to the clock control blocks and GCLK networks.


The inputs to the clock control blocks on each side must be chosen from among the following clock sources:


- Four clock input pins
- Ten PLL counter outputs (five from each adjacent PLLs)
- Two, four, or six DPCLK pins from the top, bottom, and right sides of the device
- Five signals from internal logic

From the clock sources listed above, only two clock input pins, two out of four PLL clock outputs (two clock outputs from either adjacent PLLs), one DPCLK pin, and one source from internal logic can drive into any given clock control block, as shown in Figure 5–1 on page 5–8.

Out of these six inputs to any clock control block, the two clock input pins and two PLL outputs are dynamically selected to feed a GCLK. The clock control block supports static selection of the signal from internal logic.

Figure 5–4 shows a simplified version of the five clock control blocks on each side of the Cyclone IV devices periphery.





#### Notes to Figure 5-4:

- (1) The EP4CGX15 device has two DPCLK pins; the EP4CGX22 and EP4CGX30 devices have four DPCLK pins; the EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 devices have six DPCLK pins.
- (2) Each clock control block in the EP4CGX15, EP4CGX22, and EP4CGX30 devices can drive five GCLK networks while each clock control block in the EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 devices can drive six GCLK networks.

### **GCLK Network Power Down**

You can disable a Cyclone IV device's GCLK (power down) using both static and dynamic approaches. In the static approach, configuration bits are set in the configuration file generated by the Quartus II software, that automatically disables unused GCLKs. The dynamic clock enable or disable feature allows internal logic to control clock enable or disable of the GCLKs in Cyclone IV devices.

When a clock network is disabled, all the logic fed by the clock network is in an off-state, thereby reducing the overall power consumption of the device. This function is independent of the PLL and is applied directly on the clock network, as shown in Figure 5–1 on page 5–8.


You can set the input clock sources and the clkena signals for the GCLK multiplexers through the Quartus II software using the ALTCLKCTRL megafunction.


For more information, refer to the ALTCLKCTRL Megafunction User Guide.

## clkena Signals

Cyclone IV devices support clkena signals at the GCLK network level. This allows you to gate-off the clock even when a PLL is used. Upon re-enabling the output clock, the PLL does not need a resynchronization or re-lock period because the circuit gates off the clock at the clock network level. In addition, the PLL can remain locked independent of the clkena signals because the loop-related counters are not affected.

Figure 5–5 shows how to implement the clkena signal.






The clkena circuitry controlling the output C0 of the PLL to an output pin is implemented with two registers instead of a single register, as shown in Figure 5–5.

Figure 5–6 shows the waveform example for a clock output enable. The clkena signal is sampled on the falling edge of the clock (clkin).

This feature is useful for applications that require low power or sleep mode.

Figure 5-6. clkena Implementation: Output Enable



The clkena signal can also disable clock outputs if the system is not tolerant to frequency overshoot during PLL resynchronization.

Altera recommends using the clkena signals when switching the clock source to the PLLs or the GCLK. The recommended sequence is:

- 1. Disable the primary output clock by de-asserting the clkena signal.
- 2. Switch to the secondary clock using the dynamic select signals of the clock control block.

3. Allow some clock cycles of the secondary clock to pass before reasserting the clkena signal. The exact number of clock cycles you must wait before enabling the secondary clock is design-dependent. You can build custom logic to ensure glitch-free transition when switching between different clock sources.

# **PLLs in Cyclone IV Devices**

Cyclone IV devices offer two variations of PLLs: the GPLLs and the MPLLs.

The GPLLs are used for general-purpose applications in the FPGA fabric and periphery such as external memory interfaces. The MPLLs are used for clocking the transceiver blocks. When the MPLLs are not used for transceiver clocking, they can be used for general-purpose clocking.

 For more details about the MPLLs used for transceiver clocking, refer to the Cyclone IV Transceivers chapter in volume 2.

Cyclone IV devices contain up to eight GPLLs and MPLLs that provide robust clock management and synthesis for device clock management, external system clock management, and high-speed I/O interfaces.

••••

For more information about the number of GPLLs and MPLLs in each device density, refer to the *Cyclone IV Device Family Overview* chapter in volume 1.

Table 5–4 lists the features available in Cyclone IV PLLs.

Table 5–4. Cyclone IV PLL Features (Part 1 of 2)

Features	Availability										
	General-purpose PLLs				Multi-purpose PLLs						
	<b>GPLL1</b> (1)	<b>GPLL2</b> (1)	<b>GPLL3</b> (2)	<b>GPLL4</b> <i>(3)</i>	<b>MPLL1</b> (4)	<b>MPLL2</b> (4)	<b>MPLL5</b> (1)	<b>MPLL6</b> (1)	<b>MPLL7</b> (1)	<b>MPLL8</b> (1)	
C (output counters)		5									
M, N, C counter sizes		1 to 512 <i>(5)</i>									
Dedicated clock outputs	1 single-ended or 1 differential pair										
Clock input pins	12 single-ended or 6 differential pairs(6) and 4 differential pairs(7)										
Spread-spectrum input clock tracking	<ul> <li>✓ (8)</li> </ul>										
PLL cascading		Through GCLK									
Source-Synchronous Mode	~	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	-	_	$\checkmark$	
No Compensation Mode	~	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
Normal Mode	~	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_	_	$\checkmark$	
Zero Delay Buffer Mode	~	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_		$\checkmark$	
Deterministic Latency Compensation Mode	~	~	_	_	~	~	~	~	~	~	
Phase shift resolution (9)	Down to 96 ps increments				Down to 78 ps increments (10)						
Programmable duty cycle	$\checkmark$										

#### Table 5-4. Cyclone IV PLL Features (Part 2 of 2)

	Availability										
Features	General-purpose PLLs				Multi-purpose PLLs						
	<b>GPLL1</b> (1)	<b>GPLL2</b> (1)	<b>GPLL3</b> (2)	<b>GPLL4</b> (3)	<b>MPLL1</b> (4)	<b>MPLL2</b> (4)	<b>MPLL5</b> (1)	<b>MPLL6</b> (1)	<b>MPLL7</b> (1)	<b>MPLL8</b> (1)	
Output counter cascading	$\checkmark$										
Input clock switchover					•	/					
User mode reconfiguration	$\checkmark$										
Loss of lock detection	$\checkmark$										
PLL drives TX Serial Clock, TX Load Enable, and TX Parallel Clock	~	~	_	_			•	/			
VCO output drives RX clock data recovery (CDR) clock	_				~						
PLL drives FREF for ppm detect											

#### Notes to Table 5-4:


- (1) This is only applicable to EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 devices.
- (2) This is applicable to all Cyclone IV devices.
- (3) This is applicable to all Cyclone IV devices except EP4CGX15 devices.
- (4) This is only applicable to EP4CGX15, EP4CGX22, and EP4CGX30 devices.
- (5) C counters range from 1 through 512 if the output clock uses a 50% duty cycle. For any output clocks using a non-50% duty cycle, the post-scale counters range from 1 through 256.
- (6) These clock pins can access the GCLK networks.
- (7) These clock pins are only available in EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 devices and cannot access the GCLK networks.
- (8) Only applicable if the input clock jitter is in the input jitter tolerance specifications.
- (9) The smallest phase shift is determined by the voltage-controlled oscillator (VCO) period divided by eight. For degree increments, Cyclone IV devices can shift all output frequencies in increments of at least 45°. Smaller degree increments are possible depending on the frequency and divide parameters.
- (10) Applicable only when MPLLs are used for transceiver clocking.

# **Cyclone IV PLL Hardware Overview**

This section gives a hardware overview of the Cyclone IV PLL.

Figure 5–7 shows a simplified block diagram of the major components of the PLL of Cyclone IV devices.





#### Notes to Figure 5–7:

- (1) Each clock source can come from any of the four clock pins located on the same side of the device as the PLL.
- (2) There are additional 4 pairs of dedicated differential clock inputs in EP4CGX50, EP4CGX75, EP4CGX110, and EP4CGX150 devices that can only drive GPLLs and MPLLs on the left side of the device. CLK [19..16] can access GPLL2, MPLL6, MPLL7, and MPLL8 while CLK [23..20] can access GPLL1, MPLL5, MPLL6, and MPLL7. For the location of these clock input pins, refer to Figure 5–3 on page 5–10.
- (3) This is the VCO post-scale counter K.
- (4) This input port is fed by a pin-driven dedicated GCLK, or through a clock control block if the clock control block is fed by an output from another PLL or a pin-driven dedicated GCLK. An internally generated global signal cannot drive the PLL.
- (5) For the GPLL and MPLL counter outputs connectivity to the GCLKs, refer to Table 5-1 on page 5-2 and Table 5-2 on page 5-4.
- (6) Only the CI output counter can drive the TX serial clock.
- (7) Only the C2 output counter can drive the TX load enable.
- (8) Only the C3 output counter can drive the TX parallel clock.


The VCO post-scale counter K is used to divide the supported VCO range by two. The VCO frequency reported by the Quartus II software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter value. Therefore, if the VCO post-scale counter has a value of 2, the frequency reported is lower than the  $f_{vCO}$  specification specified in the *Cyclone IV Device Data Sheet* chapter in volume 3.

### **External Clock Outputs**

Each PLL of Cyclone IV devices supports one single-ended clock output or one differential clock output. Only the C0 output counter can feed the dedicated external clock outputs, as shown in Figure 5–8, without going through the GCLK. Other output counters can feed other I/O pins through the GCLK.

Figure 5–8 shows the external clock outputs for PLLs.





#### Notes to Figure 5-8:

- (1) These external clock enable signals are available only when using the ALTCLKCTRL megafunction.
- (2) PLL#\_CLKOUTp and PLL#\_CLKOUTn pins are dual-purpose I/O pins that you can use as one single-ended clock output or one differential clock output. When using both pins as single-ended I/Os, one of them can be the clock output while the other pin is configured as a regular user I/O.

Each pin of a differential output pair is 180° out of phase. The Quartus II software places the NOT gate in your design into the I/O element to implement 180° phase with respect to the other pin in the pair. The clock output pin pairs support the same I/O standards as standard output pins.

To determine which I/O standards are supported by the PLL clock input and output pins, refer to the *Cyclone IV Device I/O Features* chapter in volume 1.

Cyclone IV PLLs can drive out to any regular I/O pin through the GCLK. You can also use the external clock output pins as general-purpose I/O pins if external PLL clocking is not required.

# **Clock Feedback Modes**

Cyclone IV PLLs support up to five different clock feedback modes. Each mode allows clock multiplication and division, phase shifting, and programmable duty cycle. Refer to Table 5–4 on page 5–13 for the feedback modes supported by the various PLLs.

Input and output delays are fully compensated by the PLL only if you are using the dedicated clock input pins associated with a given PLL as the clock sources.

When driving the PLL using the GCLK network, the input and output delays may not be fully compensated in the Quartus II software.

### Source-Synchronous Mode

If the data and clock arrive at the same time at the input pins, the phase relationship between the data and clock remains the same at the data and clock ports of any I/O element input register.

Figure 5–9 shows an example waveform of the data and clock in this mode. Use this mode for source-synchronous data transfers. Data and clock signals at the I/O element experience similar buffer delays as long as the same I/O standard is used.




Figure 5-9. Phase Relationship Between Data and Clock in Source-Synchronous Mode

Source-synchronous mode compensates for delay of the clock network used, including any difference in the delay between the following two paths:

- Data pin to I/O element register input
- Clock input pin to the PLL phase frequency detector (PFD) input


Set the input pin to the register delay chain in the I/O element to zero in the Quartus II software for all data pins clocked by a source-synchronous mode PLL. Also, all data pins must use the **PLL COMPENSATED logic** option in the Quartus II software.


P

### **No Compensation Mode**

In no compensation mode, the PLL does not compensate for any clock networks. This provides better jitter performance because clock feedback into the PFD does not pass through as much circuitry. Both the PLL internal and external clock outputs are phase shifted with respect to the PLL clock input.

Figure 5–10 shows a waveform example of the phase relationship of the PLL clock in this mode.






#### Notes to Figure 5-10:


- (1) Internal clocks fed by the PLL are phase-aligned to each other.
- (2) The PLL clock outputs can lead or lag the PLL input clocks.

## **Normal Mode**

An internal clock in normal mode is phase-aligned to the input clock pin. The external clock output pin has a phase delay relative to the clock input pin if connected in this mode. The Quartus II software timing analyzer reports any phase difference between the two. In normal mode, the PLL fully compensates the delay introduced by the GCLK network.

Figure 5–11 shows a waveform example of the phase relationship of the PLL clocks in this mode.






#### Note to Figure 5-11:

(1) The external clock output can lead or lag the PLL internal clock signals.

# **Zero Delay Buffer Mode**

In zero delay buffer (ZDB) mode, the external clock output pin is phase-aligned with the clock input pin for zero delay through the device. When using this mode, use the same I/O standard on the input clock and output clocks to guarantee clock alignment at the input and output pins.

Figure 5–12 shows an example waveform of the phase relationship of the PLL clocks in ZDB mode.





## **Deterministic Latency Compensation Mode**

The deterministic latency mode compensates for the delay of the MPLLs through the clock network and serializer in Common Public Radio Interface (CPRI) applications. In this mode, the PLL PFD feedback path compensates the latency uncertainty in Tx dataout and Tx clkout paths relative to the reference clock.

# **Hardware Features**

Cyclone IV PLLs support several features for general-purpose clock management. This section discusses clock multiplication and division implementation, phase shifting implementations, and programmable duty cycles.

# **Clock Multiplication and Division**

Each Cyclone IV PLL provides clock synthesis for PLL output ports using  $M/(N^*post-scale \ counter)$  scaling factors. The input clock is divided by a pre-scale factor, N, and is then multiplied by the M feedback factor. The control loop drives the VCO to match  $f_{IN}$  (M/N). Each output port has a unique post-scale counter that divides down the high-frequency VCO. For multiple PLL outputs with different frequencies, the VCO value is the least common multiple of the output frequencies that meets its frequency specifications. For example, if output frequencies required from one PLL are 33 and 66 MHz, the Quartus II software sets the VCO to 660 MHz (the least common multiple of 33 and 66 MHz in the VCO range). Then, the post-scale counters scale down the VCO frequency for each output port.

There is one pre-scale counter, N, and one multiply counter, M, per PLL, with a range of 1 to 512 for both M and N. The N counter does not use duty cycle control because the purpose of this counter is only to calculate frequency division. There are five generic post-scale counters per PLL that can feed GCLKs or external clock outputs. These post-scale counters range from 1 to 512 with a 50% duty cycle setting. The post-scale counters range from 1 to 256 with any non-50% duty cycle setting. The sum of the high/low count values chosen for a design selects the divide value for a given counter.

The Quartus II software automatically chooses the appropriate scaling factors according to the input frequency, multiplication, and division values entered into the ALTPLL megafunction.


Phase alignment between output counters are determined using the  $t_{PLL_PSERR}$  specification.

F

## **Post-Scale Counter Cascading**

PLLs of Cyclone IV devices support post-scale counter cascading to create counters larger than 512. This is implemented by feeding the output of one C counter into the input of the next C counter, as shown in Figure 5–13.

Figure 5–13. Counter Cascading



When cascading counters to implement a larger division of the high-frequency VCO clock, the cascaded counters behave as one counter with the product of the individual counter settings.

For example, if C0 = 4 and C1 = 2, the cascaded value is  $C0 \times C1 = 8$ .

Post-scale counter cascading is automatically set by the Quartus II software in the configuration file. Post-scale counter cascading cannot be performed using the PLL reconfiguration.

# **Programmable Duty Cycle**

The programmable duty cycle allows PLLs to generate clock outputs with a variable duty cycle. This feature is supported on the PLL post-scale counters. You can achieve the duty cycle setting by a low and high time count setting for the post-scale counters. The Quartus II software uses the frequency input and the required multiply or divide rate to determine the duty cycle choices. The post-scale counter value determines the precision of the duty cycle. The precision is defined by 50% divided by the post-scale counter value. For example, if the C0 counter is 10, steps of 5% are possible for duty cycle choices between 5 to 90%.

Combining the programmable duty cycle with programmable phase shift allows the generation of precise non-overlapping clocks.

## **PLL Control Signals**

You can use the pfdena, areset, and locked signals to observe and control the PLL operation and resynchronization.

For more information about the PLL control signals, refer to the *ALTPLL Megafunction User Guide*.

### **Clock Switchover**


The clock switchover feature allows the PLL to switch between two reference input clocks. Use this feature for clock redundancy or for a dual-clock domain application, such as a system that turns on the redundant clock if the previous clock stops running. Your design can automatically perform clock switchover when the clock is no longer toggling, or based on the user control signal, clkswitch.

### **Automatic Clock Switchover**

PLLs of Cyclone IV devices support a fully configurable clock switchover capability.

When the current reference clock is not present, the clock-sense block automatically switches to the backup clock for PLL reference. The clock switchover circuit also sends out three status signals—clkbad[0], clkbad[1], and activeclock—from the PLL to implement a custom switchover circuit. You can select a clock source at the backup clock by connecting it to the inclk1 port of the PLL in your design.

Figure 5–14 shows the block diagram of the switchover circuit built into the PLL.





There are two ways to use the clock switchover feature:

- Use the switchover circuitry for switching from inclk0 to inclk1 running at the same frequency. For example, in applications that require a redundant clock with the same frequency as the reference clock, the switchover state machine generates a signal that controls the multiplexer select input shown in Figure 5–14. In this case, inclk1 becomes the reference clock for the PLL. This automatic switchover can switch back and forth between the inclk0 and inclk1 clocks any number of times, when one of the two clocks fails and the other clock is available
- Use the clkswitch input for user- or system-controlled switch conditions. This is possible for same-frequency switchover or to switch between inputs of different frequencies. For example, if inclk0 is 66 MHz and inclk1 is 200 MHz, you must control the switchover because the automatic clock-sense circuitry cannot monitor primary and secondary clock frequencies with a frequency difference of more than 20%. This feature is useful when clock sources can originate from multiple cards on the backplane, requiring a system-controlled switchover between frequencies of operation. Choose the secondary clock frequency so the VCO operates in the recommended frequency range. Also, set the M, N, and C counters accordingly to keep the VCO operating frequency in the recommended range

Figure 5–15 shows a waveform example of the switchover feature when using automatic loss of clock detection. Here, the inclk0 signal remains low. After the inclk0 signal remains low for approximately two clock cycles, the clock-sense circuitry drives the clkbad[0] signal high. Also, because the reference clock signal is not toggling, the switchover state machine controls the multiplexer through the clksw signal to switch to inclk1.

inclk0	
inclk1	
muxout	
clkbad0	
clkbad1	
activeclock	

#### Figure 5–15. Automatic Switchover Upon Clock Loss Detection (Note 1)

#### Note to Figure 5-15:

(1) Switchover is enabled on the falling edge of inclk0 or inclk1, depending on which clock is available. In this figure, switchover is enabled on the falling edge of inclk1.


#### **Manual Override**

If you are using the automatic switchover, you must switch input clocks with the manual override feature with the clkswitch input.

Figure 5–16 shows an example of a waveform illustrating the switchover feature when controlled by clkswitch. In this case, both clock sources are functional and inclk0 is selected as the reference clock. A low-to-high transition of the clkswitch signal starts the switchover sequence. The clkswitch signal must be high for at least three clock cycles (at least three of the longer clock period if inclk0 and inclk1 have different frequencies). On the falling edge of inclk0, the reference clock of the counter, muxout, is gated off to prevent any clock glitching. On the falling edge of inclk1, the reference clock multiplexer switches from inclk0 to inclk1 as the PLL reference. On the falling edge of inclk1, the reference clock signal changes to indicate which clock is currently feeding the PLL.

In this mode, the activeclock signal mirrors the clkswitch signal. As both blocks are still functional during the manual switch, neither clkbad signals go high. Because the switchover circuit is positive edge-sensitive, the falling edge of the clkswitch signal does not cause the circuit to switch back from inclk1 to inclk0. When the clkswitch signal goes high again, the process repeats. The clkswitch signal and the automatic switch only works depending on the availability of the clock that is switched to. If the clock is unavailable, the state machine waits until the clock is available.





#### Note to Figure 5–16:

(1) Both inclk0 and inclk1 must be running when the clkswitch signal goes high to start a manual clock switchover event.

#### Manual Clock Switchover

PLLs of Cyclone IV devices support manual switchover, in which the clkswitch signal controls whether inclk0 or inclk1 is the input clock to the PLL. The characteristics of a manual switchover is similar to the manual override feature in an automatic clock switchover, in which the switchover circuit is edge-sensitive. When the clkswitch signal goes high, the switchover sequence starts. The falling edge of the clkswitch signal does not cause the circuit to switch back to the previous input clock.

**For more information about PLL software support in the Quartus II software, refer to the** *ALTPLL Megafunction User Guide*.

#### Guidelines

Use the following guidelines to design with clock switchover in PLLs:

- Clock loss detection and automatic clock switchover requires that the inclk0 and inclk1 frequencies be within 20% of each other. Failing to meet this requirement causes the clkbad[0] and clkbad[1] signals to function improperly.
- When using manual clock switchover, the difference between inclk0 and inclk1 can be more than 20%. However, differences between the two clock sources (frequency, phase, or both) can cause the PLL to lose lock. Resetting the PLL ensures that the correct phase relationships are maintained between the input and output clocks.

Both inclk0 and inclk1 must be running when the clkswitch signal goes high to start the manual clock switchover event. Failing to meet this requirement causes the clock switchover to malfunction.

- Applications that require a clock switchover feature and a small frequency drift must use a low-bandwidth PLL. When referencing input clock changes, the low-bandwidth PLL reacts slower than a high-bandwidth PLL. When the switchover happens, the low-bandwidth PLL propagates the stopping of the clock to the output slower than the high-bandwidth PLL. The low-bandwidth PLL filters out jitter on the reference clock. However, you must be aware that the low-bandwidth PLL also increases lock time.
- After a switchover occurs, there may be a finite resynchronization period for the PLL to lock onto a new clock. The exact amount of time it takes for the PLL to re-lock is dependent on the PLL configuration.
- If the phase relationship between the input clock to the PLL and output clock from the PLL is important in your design, assert areset for 10 ns after performing a clock switchover. Wait for the locked signal (or gated lock) to go high before re-enabling the output clocks from the PLL.
- Figure 5–17 shows how the VCO frequency gradually decreases when the primary clock is lost and then increases as the VCO locks on to the secondary clock. After the VCO locks on to the secondary clock, some overshoot can occur (an over-frequency condition) in the VCO frequency.




Figure 5–17. VCO Switchover Operating Frequency

Fvco

Disable the system during switchover if the system is not tolerant to frequency variations during the PLL resynchronization period. You can use the clkbad[0] and clkbad[1] status signals to turn off the PFD (pfdena = 0) so the VCO maintains its last frequency. You can also use the switchover state machine to switch over to the secondary clock. Upon enabling the PFD, output clock enable signals (clkena) can disable clock outputs during the switchover and resynchronization period. After the lock indication is stable, the system can re-enable the output clock or clocks.

## **Programmable Bandwidth**

The PLL bandwidth is the measure of the PLL's ability to track the input clock and its associated jitter. PLLs of Cyclone IV devices provide advanced control of the PLL bandwidth using the programmable characteristics of the PLL loop, including loop filter and charge pump. The closed-loop gain 3-dB frequency in the PLL determines the PLL bandwidth. The bandwidth is approximately the unity gain point for open loop PLL response.

## **Phase Shift Implementation**

Phase shift is used to implement a robust solution for clock delays in Cyclone IV devices. Phase shift is implemented with a combination of the VCO phase output and the counter starting time. The VCO phase output and counter starting time are the most accurate methods of inserting delays, because they are purely based on counter settings, that are independent of process, voltage, and temperature.

You can phase shift the output clocks from the PLLs of Cyclone IV devices in one of two ways:

- Fine resolution using VCO phase taps
- Coarse resolution using counter starting time

Fine resolution phase shifts are implemented by allowing any of the output counters (C[4..0]) or the M counter to use any of the eight phases of the VCO as the reference clock. This allows you to adjust the delay time with a fine resolution. Equation 5–1 shows the minimum delay time that you can insert using this method.

Equation 5-1. Fine Resolution Phase Shift

|--|

in which  $f_{\text{REF}}$  is the input reference clock frequency.

For example, if  $f_{\text{REF}}$  is 100 MHz, N = 1, and M = 8, then  $f_{\text{VCO}}$  = 800 MHz, and  $\Phi$ fine = 156.25 ps. The PLL operating frequency defines this phase shift, a value that depends on reference clock frequency and counter settings.


Coarse resolution phase shifts are implemented by delaying the start of the counters for a predetermined number of counter clocks. Equation 5–2 shows the coarse phase shift.


Equation 5–2. Coarse Resolution Phase Shift

$\Phi_{\text{coarse}} = \frac{C-1}{f_{VCO}} = \frac{(C-1)N}{Mf_{REF}}$
--

*C* is the count value set for the counter delay time (this is the initial setting in the PLL usage section of the compilation report in the Quartus II software). If the initial value is 1,  $C - 1 = 0^{\circ}$  phase shift.

Figure 5–18 shows an example of phase shift insertion using fine resolution through VCO phase taps method. The eight phases from the VCO are shown and labeled for reference. For this example, CLK0 is based on 0° phase from the VCO and has the C value for the counter set to one. The CLK1 signal is divided by four, two VCO clocks for high time and two VCO clocks for low time. CLK1 is based on the 135° phase tap from the VCO and has the C value for the counter set to one. The CLK1 signal is also divided by four. In this case, the two clocks are offset by 3  $\Phi_{ine}$ . CLK2 is based on the 0° phase from the VCO but has the C value for the counter set to three. This creates a delay of two  $\Phi_{coarse}$  (two complete VCO periods).





You can use the coarse and fine phase shifts to implement clock delays in Cyclone IV devices.

Cyclone IV devices support dynamic phase shifting of VCO phase taps only. The phase shift is configurable for any number of times. Each phase shift takes about one scanclk cycle, allowing you to implement large phase shifts quickly.

## **PLL Cascading**

Cyclone IV devices allow cascading between GPLLs and MPLLs in normal or direct mode through the GCLK network. If your design cascades PLLs, the source (upstream) PLL must have a low-bandwidth setting, while the destination (downstream) PLL must have a high-bandwidth setting.

## **PLL Reconfiguration**

PLLs use several divide counters and different VCO phase taps to perform frequency synthesis and phase shifts. In PLLs of Cyclone IV devices, you can reconfigure both counter settings and phase shift the PLL output clock in real time. You can also change the charge pump and loop filter components, which dynamically affects PLL bandwidth. You can use these PLL components to update the output clock frequency, PLL bandwidth, and phase shift in real time, without reconfiguring the entire FPGA.

The ability to reconfigure the PLL in real time is useful in applications that might operate at multiple frequencies. It is also useful in prototyping environments, allowing you to sweep PLL output frequencies and adjust the output clock phase dynamically. For instance, a system generating test patterns is required to generate and send patterns at 75 or 150 MHz, depending on the requirements of the device under test. Reconfiguring PLL components in real time allows you to switch between two such output frequencies in a few microseconds.


You can also use this feature to adjust clock-to-out ( $t_{co}$ ) delays in real time by changing the PLL output clock phase shift. This approach eliminates the need to regenerate a configuration file with the new PLL settings.

### **PLL Reconfiguration Hardware Implementation**

The following PLL components are configurable in real time:

- Pre-scale counter (N)
- Feedback counter (M)
- Post-scale output counters (C0-C4)
- Dynamically adjust the charge pump current (I<sub>CP</sub>) and loop filter components (R, C) to facilitate on-the-fly reconfiguration of the PLL bandwidth

Figure 5–19 shows how to adjust PLL counter settings dynamically by shifting their new settings into a serial shift register chain or scan chain. Serial data shifts to the scan chain via the scandataport, and shift registers are clocked by scanclk. The maximum scanclk frequency is 100 MHz. After shifting the last bit of data, asserting the configupdate signal for at least one scanclk clock cycle synchronously updates the PLL configuration bits with the data in the scan registers.



#### Figure 5–19. PLL Reconfiguration Scan Chain


The counter settings are updated synchronously to the clock frequency of the individual counters. Therefore, not all counters update simultaneously.

To reconfigure the PLL counters, perform the following steps:

- 1. The scanclkena signal is asserted at least one scanclk cycle prior to shifting in the first bit of scandata (D0).
- 2. Serial data (scandata) is shifted into the scan chain on the second rising edge of scanclk.
- 3. After all 144 bits have been scanned into the scan chain, the scanclkena signal is de-asserted to prevent inadvertent shifting of bits in the scan chain.
- 4. The configupdate signal is asserted for one scanclk cycle to update the PLL counters with the contents of the scan chain.
- 5. The scandone signal goes high indicating that the PLL is being reconfigured. A falling edge indicates that the PLL counters have been updated with new settings.
- 6. Reset the PLL using the areset signal if you make any changes to the M, N, post-scale output C counters, or the I<sub>CP</sub>, R, C settings.
- 7. You can repeat steps 1 through 5 to reconfigure the PLL any number of times.

Figure 5–20 shows a functional simulation of the PLL reconfiguration feature.





When reconfiguring the counter clock frequency, the corresponding counter phase shift settings cannot be reconfigured using the same interface. You can reconfigure phase shifts in real time using the dynamic phase shift reconfiguration interface. If you reconfigure the counter frequency, but wish to keep the same non-zero phase shift setting (for example, 90°) on the clock output, you must reconfigure the phase shift after reconfiguring the counter clock frequency.

### **Post-Scale Counters (C0 to C4)**

You can configure multiply or divide values and duty cycle of post-scale counters in real time. Each counter has an 8-bit high time setting and an 8-bit low time setting. The duty cycle is the ratio of output high or low time to the total cycle time, that is the sum of the two. Additionally, these counters have two control bits, rbypass, for bypassing the counter, and rselodd, to select the output clock duty cycle.

When the rbypass bit is set to 1, it bypasses the counter, resulting in a divide by one. When this bit is set to 0, the PLL computes the effective division of the VCO output frequency based on the high and low time counters. For example, if the post-scale divide factor is 10, the high and low count values is set to 5 and 5 respectively, to achieve a 50–50% duty cycle. The PLL implements this duty cycle by transitioning the output clock from high-to-low on the rising edge of the VCO output clock. However, a 4 and 6 setting for the high and low count values, respectively, would produce an output clock with 40–60% duty cycle.

The rselodd bit indicates an odd divide factor for the VCO output frequency with a 50% duty cycle. For example, if the post-scale divide factor is three, the high and low time count values are 2 and 1, respectively, to achieve this division. This implies a 67%–33% duty cycle. If you need a 50%–50% duty cycle, you must set the rselodd control bit to 1 to achieve this duty cycle despite an odd division factor. The PLL implements this duty cycle by transitioning the output clock from high-to-low on a falling edge of the VCO output clock. When you set rselodd = 1, subtract 0.5 cycles from the high time and add 0.5 cycles to the low time.

For example:

- High time count = 2 cycles
- Low time count = 1 cycle
- rselodd = 1 effectively equals:
  - High time count = 1.5 cycles
  - Low time count = 1.5 cycles
  - Duty cycle = (1.5/3)% high time count and (1.5/3)% low time count

### **Scan Chain Description**

Cyclone IV PLLs have a 144-bit scan chain.

Table 5–5 lists the number of bits for each component of the PLL.

Plack Nama	Number of Bits						
Block Name	Counter	Other	Total				
C4 (1)	16	2 (2)	18				
C3	16	2 (2)	18				
C2	16	2 (2)	18				
C1	16	2 (2)	18				
CO	16	2 (2)	18				
M	16	2 (2)	18				
N	16	2 (2)	18				
Charge Pump	9	0	9				
Loop Filter (3)	9	0	9				
Total number of bits:			144				

**Table 5–5.** Cyclone IV PLL Reprogramming Bits

Notes to Table 5-5:

- (1) LSB bit for C4 low-count value is the first bit shifted into the scan chain.
- (2) These two control bits include <code>rbypass</code>, for bypassing the counter, and <code>rselodd</code>, to select the output clock duty cycle.
- (3) MSB bit for loop filter is the last bit shifted into the scan chain.

Figure 5–21 shows the scan chain order of the PLL components.

#### Figure 5–21. PLL Component Scan Chain Order






Figure 5–22 shows the scan chain bit order sequence for one PLL post-scale counter in PLLs of Cyclone IV devices.





### **Charge Pump and Loop Filter**

You can reconfigure the charge pump and loop filter settings to update the PLL bandwidth in real time. Table 5–6 through Table 5–8 list the possible settings for charge pump (ICP), loop filter resistor (R), and capacitor (C) values for PLLs of Cyclone IV devices.

Table 5–6. Charge Pump Bit	Contro	rol
----------------------------	--------	-----

CP[2]	<b>CP</b> [1]	CP[0]	Setting (Decimal)
0	0	0	0
1	0	0	1
1	1	0	3
1	1	1	7

Table 5–7.	Loop Filter	Resistor	Value	Control	

LFR[4]	LFR[3]	LFR[2]	LFR[1]	LFR[0]	Setting (Decimal)
0	0	0	0	0	0
0	0	0	1	1	3
0	0	1	0	0	4
0	1	0	0	0	8
1	0	0	0	0	16
1	0	0	1	1	19
1	0	1	0	0	20
1	1	0	0	0	24
1	1	0	1	1	27
1	1	1	0	0	28
1	1	1	1	0	30

LFC[1]	LFC[0]	Setting (Decimal)
0	0	0
0	1	1
1	1	3

 Table 5–8.
 Loop Filter Control of High Frequency Capacitor

### **Bypassing a PLL Counter**

Bypassing a PLL counter results in a divide (N, C0 to C4 counters) factor of one.

Table 5–9 lists the settings for bypassing the counters in PLLs of Cyclone IV devices.

Table 5–9. PLL Counter Settings

		PLL Sc	an Ch	ain Bit	– Description				
			LS	B				MSB	Description
Х	Х	Х	Х	Х	Х	Х	Х	1 (1)	PLL counter bypassed
Х	Х	Х	Х	Х	Х	Х	Х	0 (1)	PLL counter not bypassed

Note to Table 5–9:

(1) Bypass bit.

To bypass any of the PLL counters, set the bypass bit to 1. The values on the other bits are then ignored.

### **Dynamic Phase Shifting**

The dynamic phase shifting feature allows the output phase of individual PLL outputs to be dynamically adjusted relative to each other and the reference clock without sending serial data through the scan chain of the corresponding PLL. This feature simplifies the interface and allows you to quickly adjust  $t_{co}$  delays by changing output clock phase shift in real time. This is achieved by incrementing or decrementing the VCO phase-tap selection to a given C counter or to the M counter. The phase is shifted by 1/8 the VCO frequency at a time. The output clocks are active during this phase reconfiguration process.

Table 5–10 lists the control signals that are used for dynamic phase shifting.

Table 5–10. Dynamic Phase Shifting Control Signals (Part 1 of 2)

Signal Name	Description	Source	Destination
PHASECOUNTERSELECT [2:0]	Counter Select. Three bits decoded to select either the M or one of the C counters for phase adjustment. One address map to select all C counters. This signal is registered in the PLL on the rising edge of SCANCLK.	Logic array or I/O pins	PLL reconfiguration circuit
PHASEUPDOWN	Selects dynamic phase shift direction; 1 = UP, 0 = DOWN. Signal is registered in the PLL on the rising edge of SCANCLK.	Logic array or I/O pins	PLL reconfiguration circuit
PHASESTEP	Logic high enables dynamic phase shifting.	Logic array or I/O pins	PLL reconfiguration circuit

Signal Name	Description	Source	Destination
SCANCLK	Free running clock from core used in combination with PHASESTEP to enable or disable dynamic phase shifting. Shared with SCANCLK for dynamic reconfiguration.	GCLK or I/O pins	PLL reconfiguration circuit
PHASEDONE	When asserted, it indicates to core logic that the phase adjustment is complete and PLL is ready to act on a possible second adjustment pulse. Asserts based on internal PLL timing. De-asserts on the rising edge of SCANCLK.	PLL reconfiguration circuit	Logic array or I/O pins

Table 5–10	Dynamic Phase S	Shifting Control	Signals	(Part 2 of 2)
Table J-10.	Dynamic i nase c		olynais	(ו מונ ב טו ב)

Table 5–11 lists the PLL counter selection based on the corresponding PHASECOUNTERSELECT setting.


Table 5–11.	Phase (	Counter	Select	Mapping
-------------	---------	---------	--------	---------

PHASECOUNTERSELECT [2]	[1]	[0]	Selects
0	0	0	All Output Counters
0	0	1	M Counter
0	1	0	C0 Counter
0	1	1	C1 Counter
1	0	0	C2 Counter
1	0	1	C3 Counter
1	1	0	C4 Counter

To perform one dynamic phase shift step, you must perform the following procedures:

- 1. Set phaseupdown and phasecounterselect as required.
- 2. Assert phasestep for at least two scanclk cycles. Each phasestep pulse enables one phase shift.
- 3. De-assert phasestep.
- 4. Wait for phasedone to go high.
- 5. You can repeat steps 1 through 4 as many times as required to get multiple phase shifts.

All signals are synchronous to scanclk, so they are latched on the scanclk edges and must meet  $t_{su}$  or  $t_{H}$  requirements (with respect to the scanclk edges).





Dynamic phase shifting can be repeated indefinitely. All signals are synchronous to scanclk, so they must meet  $t_{su}$  or  $t_{H}$  requirements (with respect to scanclk edges).

The phasestep signal is latched on the negative edge of scanclk. In Figure 5–23, this is shown by the second scanclk falling edge.phasestep must stay high for at least two scanclk cycles. On the second scanclk rising edge after phasestep is latched (indicated by the fourth rising edge), the values of phaseupdown and phasecounterselect are latched and the PLL starts dynamic phase shifting for the specified counter or counters and in the indicated direction. On the fourth scanclk rising edge, phasedone goes high to low and remains low until the PLL finishes dynamic phase shifting. You can perform another dynamic phase shift after the phasedone signal goes from low to high.

Depending on the VCO and scanclk frequencies, phasedone low time may be greater than or less than one scanclk cycle.

After phasedone goes from low to high, you can perform another dynamic phase shift. phasestep pulses must be at least one scanclk cycle apart.



For information about the ALTPLL\_RECONFIG MegaWizard<sup>™</sup> Plug-In Manager, refer to the *ALTPLL\_RECONFIG Megafunction User Guide*.

## **Spread-Spectrum Clocking**

Cyclone IV devices can accept a spread-spectrum input with typical modulation frequencies. However, the device cannot automatically detect that the input is a spread-spectrum signal. Instead, the input signal looks like deterministic jitter at the input of the PLL. PLLs of Cyclone IV devices can track a spread-spectrum input clock as long as it is in the input jitter tolerance specifications and the modulation frequency of the input clock is below the PLL bandwidth, that is specified in the fitter report. Cyclone IV devices cannot generate spread-spectrum signals internally.

## **PLL Specifications**

For information about PLL specifications, refer to the *Cyclone IV Device Data Sheet* chapter in volume 3.

# **Chapter Revision History**

Table 5–12 lists the revision history for this chapter.

Table 5-12.	Chapter	Revision	History
-------------	---------	----------	---------

Date	Version	Changes Made
November 2009	1.0	Initial release.